

Scheduling and compiling rate-synchronous programs with end-to-end latency constraints

Timothy Bourke

Inria Paris — PARKAS Team
École normale supérieure, PSL University

21 October 2025, Systèmes réactifs synchrones MPRI 2-23-1

Rate-Synchronous Model

The Rosace Example

Flowgraphs and Scheduling

End-to-end Latency

Code Generation

Avoiding Cycles during Sequencing

Scheduling Complications

Multi-threaded Scheduling

Conclusion

- Standard practice: design an application as a set of periodically executed tasks that communicate through shared variables.
- Read data from sensors via a bus, compute through sequences of cyclic tasks, and write to actuators via the bus.

- Standard practice: design an application as a set of periodically executed tasks that communicate through shared variables.
- **Read** data from sensors via a bus, **compute** through sequences of cyclic tasks, and **write** to actuators via the bus.

Airbus project “All-in-Lustre”

- *Current system*: task = Lustre node ($\approx 5\,000$), separate constraints on order and latency.
- *Desired system*: “All-in-Lustre”: compose nodes into a single Lustre program with new features for specifying periods and execution constraints.
- Generate sequential code for cyclic execution on a single-processor platform.
- Base period = 5ms. Tasks at 10ms, 20ms, 40ms, and 120ms.
- Tasks are already chopped up into small pieces.

- Declare variables of rate 1/3 (period = 3)
- Calculate each one once every three cycles

```
node read() returns (y:int);
node write(x:int) returns ();
node filter(x:int) returns (y:int);

node main() returns ()
var s0, s1, s2, s3 : int :: 1/3;
let
    s0 = read();
    s1 = filter(s0);
    s2 = filter(s1);
    s3 = s1 + s2;
    () = write(s3);
tel
```

```
$ presseail example1.ail -v --glpk --print
```

```
node read() returns (y:int);
node write(x:int) returns ();
node filter(x:int) returns (y:int);

node main() returns ()
var s0, s1, s2, s3 : int :: 1/3;
let
    s0 = read();
    s1 = filter(s0);
    s2 = filter(s1);
    s3 = s1 + s2;
    () = write(s3);
tel
```

- Declare variables of rate $1/3$ (period = 3)
- Calculate each one once every three cycles

```
$ presseail example1.ail --glpk --compile 1 --print
```

Slow flows

```
node read() returns (y:int);
node write(x:int) returns ();
node filter(x:int) returns (y:int);

node main() returns ()
var s0, s1, s2, s3 : int :: 1/3;
let
    s0 = read();
    s1 = filter(s0);
    s2 = filter(s1);
    s3 = s1 + s2;
    () = write(s3);
tel
```

```
$ presseail example1.ail --glpk --compile 1 --print
```

- Declare variables of rate $1/3$ (period = 3)
- Calculate each one once every three cycles
- The 5 calculations here are **synchronous** relative to the period even if they are **not necessarily simultaneous** relative to the base clock
- $s3 = s1 + s2$ is well clocked since $s1 :: 1/3$, $s2 :: 1/3$, and $s3 :: 1/3$.

Slow flows

```
node read() returns (y:int);
node write(x:int) returns ();
node filter(x:int) returns (y:int);

node main() returns ()
var s0, s1, s2, s3 : int :: 1/3;
let
  s0 = read();
  s1 = filter(s0);
  s2 = filter(s1);
  s3 = s1 + s2;
  () = write(s3);
tel
```

```
$ presseail example1.ail --glpk --compile 1 --print
```

- Declare variables of rate $1/3$ (period = 3)
- Calculate each one once every three cycles
- The 5 calculations here are **synchronous** relative to the period even if they are **not necessarily simultaneous** relative to the base clock
- $s3 = s1 + s2$ is well clocked since $s1 :: 1/3$, $s2 :: 1/3$, and $s3 :: 1/3$.
- Causality applies 'across' a **period** and 'within' an **instant**: $s_0 \rightarrow s_1 \rightarrow s_2 \rightarrow s_3 \rightarrow ()$

Changing speeds: 1




```
resource cpu : int

node filter(x : int)
  returns (y : int);

node main(s0 : int)
  returns (s4 : int)
  var s1, s2 : int :: 1/3;
      s3 : int :: 1/3 last = 0;
  let
    s1 = filter(s0 when (0 % 3));
    s2 = filter(s1);
    s3 = filter(s2);
    s4 = current(s3, (2 % 3));
  tel
```

```
$ presseail example2.ail --glpk --compile 1
```

- `x when c`
 - » `c` is for '(sampling) choice'
 - » sub-sampling of a stream
 - » fast-to-slow rate change
 - `current(x, c)`
 - » stutter stream elements
 - » must declare an initial `last` value
 - » slow-to-fast rate change
- `y = merge c x ((0 fby y) when not c)`



Changing speeds: 2

$r = w$ when $(i \% n)$

- $(i \% n)$: take the i th of every n elements.
- n is the rate of w relative to r
E.g., for $w :: 1/4$ and $r :: 1/8$, n is 2.
- It can be deduced from the clocks, but is useful for readability.
- It implies a lower bound on the scheduling of the equation.

Changing speeds: 2

$r = w$ when $(i \% n)$

- $(i \% n)$: take the i th of every n elements.
- n is the rate of w relative to r
E.g., for $w :: 1/4$ and $r :: 1/8$, n is 2.
- It can be deduced from the clocks, but is useful for readability.
- It implies a lower bound on the scheduling of the equation.

$r = \text{current}(w, (i \% n))$

- $(i \% n)$: repeat the initial **last** value i times, then repeat each w value n times.
- n is the rate of r relative to w
E.g., for $r :: 1/4$ and $w :: 1/8$, n is 2.
- It implies an upper bound on the scheduling of the equation.

Changing speeds: 2

$r = w$ when $(i \% n)$


- $(i \% n)$: take the i th of every n elements.
- n is the rate of w relative to r
E.g., for $w :: 1/4$ and $r :: 1/8$, n is 2.
- It can be deduced from the clocks, but is useful for readability.
- It implies a lower bound on the scheduling of the equation.

- Write $(? \% n)$ if we don't care when values are sampled/updated.
- The schedule decides when sampling/updating occur; fixed at compile time.

$r = \text{current}(w, (i \% n))$


- $(i \% n)$: repeat the initial **last** value i times, then repeat each w value n times.
- n is the rate of r relative to w
E.g., for $r :: 1/4$ and $w :: 1/8$, n is 2.
- It implies an upper bound on the scheduling of the equation.

Rate-synchronous Model




One slow tick is synchronous with three fast ones.


Rate-synchronous Model



One slow tick is synchronous with three fast ones.




- Calculations are **synchronous** relative to their periods but **not necessarily simultaneous** relative to execution cycles
- The compiler assigns computations to phases, buffering values if necessary



```

node main (s0 : int) returns (s4 : int)
var s1, s2 : int :: 1 / 3,
    s3 : int :: 1 / 3 last = 0;
let
  label(filter)    phase(0 % 3) s1 = filter(s0 when (0 % 3));
  label(filter_0)  phase(1 % 3) s2 = filter(s1);
  label(filter_1)  phase(2 % 3) s3 = filter(s2);
  label(s4_2)      phase(0 % 1) s4 = current(s3, (2 % 3));
tel

```





```

node main (s0 : int) returns (s4 : int)
var s1, s2 : int :: 1 / 3,
    s3 : int :: 1 / 3 last = 0;
let
  label(filter)    phase(0 % 3) s1 = filter(s0 when (0 % 3));
  label(filter_0)  phase(1 % 3) s2 = filter(s1);
  label(filter_1)  phase(2 % 3) s3 = filter(s2);
  label(s4_2)      phase(0 % 1) s4 = current(s3, (2 % 3));
tel


```

Overview: compilation using Integer Linear Programming (ILP)



Overview: compilation using Integer Linear Programming (ILP)


- Like Prelude [Forget, Boniol, Lesens, and Pagetti (2010):
A Real-Time Architecture Design Language
for Multi-Rate Embedded Control Systems]
But, no WCET, no deadlines, no real-time tasks
- Rates expressed as $1/n$ of the base clock



Overview: compilation using Integer Linear Programming (ILP)

- Like Prelude Forget, Boniol, Lesens, and Pagetti (2010):
A Real-Time Architecture Design Language
for Multi-Rate Embedded Control Systems
But, no WCET, no deadlines, no real-time tasks
- Rates expressed as $1/n$ of the base clock

- One or more step functions
- Called cyclically at the base rate




Overview: compilation using Integer Linear Programming (ILP)

- Like Prelude

Forget, Boniol, Lesens, and Pagetti (2010):
A Real-Time Architecture Design Language
for Multi-Rate Embedded Control Systems

But, no WCET, no deadlines, no real-time tasks
- Rates expressed as $1/n$ of the base clock

- One or more step functions
- Called cyclically at the base rate




- **Vertex** = equation
- **Arc** from producer to consumer
- Independent of source language

Overview: compilation using Integer Linear Programming (ILP)

- Like Prelude Forget, Boniol, Lesens, and Pagetti (2010):
A Real-Time Architecture Design Language
for Multi-Rate Embedded Control Systems
But, no WCET, no deadlines, no real-time tasks
- Rates expressed as $1/n$ of the base clock

- One or more step functions
- Called cyclically at the base rate



- **Vertex** = equation
- **Arc** from producer to consumer
- Independent of source language
- Data dependencies
- Load balancing
- End-to-end latency

Aside: fby or last

```
x = c fby e;  
P
```




```
var nx : T last = c
```

```
nx = e;  
P{last nx/x}
```

- c fby e initialized unit delay / register / delay c e
- last x previous value of initialized variable
[Pouzet (2006): Lucid Synchrone, v. 3.]
[Tutorial and reference manual]
- Here: easier to work with last x


Rate-synchronous Model



```
node eg1() returns ()  
var vf : int :: 1;  
    vs : int :: 1/3 last = 0;  
    n : int :: 1 last = 0;  
let  
    n = (last n) + 1;  
    vf = n + current(vs, (2 % 3));  
    vs = (vf when (1 % 3)) + 5;  
tel
```

<i>vf</i>	1	2	10	11	12	23	24	25	39	...
<i>n</i>	1	2	3	4	5	6	7	8	9	...
<i>vs</i>	7			17			30			...


Rate-synchronous Model



```
node eg1() returns ()
var vf : int :: 1;
    vs : int :: 1/3 last = 0;
    n : int :: 1 last = 0;
let
    n = (last n) + 1;
    vf = n + current(vs, (2 % 3));
    vs = (vf when (1 % 3)) + 5;
tel
```

<i>vf</i>	1	2	10	11	12	23	24	25	39	...
<i>n</i>	1	2	3	4	5	6	7	8	9	...
<i>vs</i>		7			17			30		...

Rate-synchronous Model




```

node eg1() returns ()
var vf : int :: 1;
    vs : int :: 1/3 last = 0;
    n : int :: 1 last = 0;
let
    n = (last n) + 1;
    vf = n + current(vs, (2 % 3));
    vs = (vf when (1 % 3)) + 5;
tel
  
```

<i>vf</i>	1	2	10	11	12	23	24	25	39	...
<i>n</i>	1	2	3	4	5	6	7	8	9	...
<i>vs</i>		7		17			30			...


Rate-synchronous Model



```
node eg1() returns ()
var vf : int :: 1;
    vs : int :: 1/3 last = 0;
    n : int :: 1 last = 0;
let
  n = (last n) + 1;
  vf = n + current(vs, (2 % 3));
  vs = (vf when (1 % 3)) + 5;
tel
```

<i>vf</i>	1	2	10	11	12	23	24	25	39	...
<i>n</i>	1	2	3	4	5	6	7	8	9	...
<i>vs</i>		7			17			30		...


Rate-synchronous Model



```
node eg1() returns ()  
var vf : int :: 1;  
    vs : int :: 1/3 last = 0;  
    n : int :: 1 last = 0;  
let  
    n = (last n) + 1;  
    vf = n + current(vs, (2 % 3));  
    vs = (vf when (1 % 3)) + 5;  
tel
```

<i>vf</i>	1	2	10	11	12	23	24	25	39	...
<i>n</i>	1	2	3	4	5	6	7	8	9	...
<i>vs</i>		7			17			30		...


Rate-synchronous Model



```
node eg1() returns ()  
var vf : int :: 1;  
    vs : int :: 1/3 last = 0;  
    n : int :: 1 last = 0;  
let  
    n = (last n) + 1;  
    vf = n + current(vs, (2 % 3));  
    vs = (vf when (1 % 3)) + 5;  
tel
```

<i>vf</i>	1	2	10	11	12	23	24	25	39	...
<i>n</i>	1	2	3	4	5	6	7	8	9	...
<i>vs</i>		7			17			30		...

Rate-synchronous Model



```

node eg1() returns ()
var vf : int :: 1;
    vs : int :: 1/3 last = 0;
    n : int :: 1 last = 0;
let
    n = (last n) + 1;
    vf = n + current(vs, (2 % 3));
    vs = (vf when (1 % 3)) + 5;
tel
  
```

<i>vf</i>	1	2	10	11	12	23	24	25	39	...
<i>n</i>	1	2	3	4	5	6	7	8	9	...
<i>vs</i>		7			17			30		...

Syntax

$eq ::= x = e \mid x^* = f(e^*)$

$e ::= c \mid x \mid \diamond e \mid e \oplus e \mid \text{if } e \text{ then } e \text{ else } e \mid \text{last } x$
 $\mid x \text{ when } s \mid (\text{last } x) \text{ when } s \mid \text{current}(x, s)$

$s ::= (c \% c) \mid (? \% c)$

$p ::= (d ;)^*$

$d ::= \text{resource } x : ty$
 $\mid \text{node } f((x : ty ;)^*) \text{ returns } ((x : ty ;)^*) \text{ requires } ((x = c ;)^*)$
 $\mid \text{node } f((x : ty :: ck [\text{last} = c] ;)^*) \text{ returns } ((x : ty :: ck [\text{last} = c] ;)^*)$
 $\text{var } (x : ty :: ck [\text{last} = c] ;)^* \text{let } (((pragmas \text{ eq}) \mid cst) ;)^+ \text{tel}$

$pragmas ::= [\text{label}(x)] [\text{phase}(c \% c)]$

$cst ::= \text{resource balance } x$
 $\mid \text{resource } x \text{ rel } c$
 $\mid \text{latency } (\text{exists} \mid \text{forward} \mid \text{backward}) \text{ rel } c (x, x(, x)^*)$

$rel ::= \leq \mid < \mid = \mid > \mid \geq$

Valid programs are defined by clock typing

$$\frac{e_1 :: 1/n \quad e_2 :: 1/n}{e_1 \oplus e_2 :: 1/n}$$
$$\frac{x :: 1/n}{\text{last } x :: 1/n}$$
$$\frac{x :: 1/m}{x \text{ when } (\cdot \% n) :: 1/mn}$$
$$\frac{x :: 1/mn}{\text{current}(x, (\cdot \% n)) :: 1/m}$$

- No phase offsets in clock types, unlike

» Prelude: `rate(100, 0)`

[Forget, Boniol, Lesens, and Pagetti (2010):
A Real-Time Architecture Design Language
for Multi-Rate Embedded Control Systems]

» Lucy-n: `(010), 00(00100)`

[Cohen, Duranton, Eisenbeis, Pagetti, Plateau, and
Pouzet (2006): N-Synchronous Kahn networks: a re-
laxed model of synchrony for real-time systems]

» 1-Synchronous: `[0, 2]`

[looss, Pouzet, Cohen, Potop-Butucaru, Souyris, Bre-
geon, and Baufreton (2020): 1-Synchronous Pro-
gramming of Large Scale, Multi-Periodic Real-Time
Applications with Functional Degrees of Freedom]

» Simulink: `[Ts, To]`

- Dataflow semantics: independent of phase offsets
- Generated code: phase offsets implement data dependencies.

Valid programs are defined by clock typing

$$\begin{array}{c}
 \downarrow \quad \downarrow \\
 e_1 :: 1/n \quad e_2 :: 1/n \\
 \hline
 e_1 \oplus e_2 :: 1/n \\
 \downarrow \\
 x :: 1/n \\
 \hline
 \text{last } x :: 1/n \\
 \\
 x :: 1/m \\
 \hline
 x \text{ when } (\cdot \% n) :: 1/mn \\
 \\
 \hline
 x :: 1/mn \\
 \hline
 \text{current}(x, (\cdot \% n)) :: 1/m
 \end{array}$$

- No phase offsets in clock types, unlike

» Prelude: `rate(100, 0)`

[Forget, Boniol, Lesens, and Pagetti (2010):
A Real-Time Architecture Design Language
for Multi-Rate Embedded Control Systems]

» Lucy-n: `(010), 00(00100)`

[Cohen, Duranton, Eisenbeis, Pagetti, Plateau, and
Pouzet (2006): N-Synchronous Kahn networks: a re-
laxed model of synchrony for real-time systems]

» 1-Synchronous: `[0, 2]`

[looss, Pouzet, Cohen, Potop-Butucaru, Souyris, Bre-
geon, and Baufreton (2020): 1-Synchronous Pro-
gramming of Large Scale, Multi-Periodic Real-Time
Applications with Functional Degrees of Freedom]

» Simulink: `[Ts, To]`

- Dataflow semantics: independent of phase offsets
- Generated code: phase offsets implement data dependencies.

Related Work: Lucy-n

- Model [Cohen, Duranton, Eisenbeis, Pagetti, Plateau, and Pouzet (2006): N-Synchronous Kahn networks: a relaxed model of synchrony for real-time systems] and language [Mandel, Plateau, and Pouzet (2010): Lucy-n: a n-Synchronous extension of Lustre]
- Flexible scheduling patterns (0010(010)) and buffering
- Notion of jitter with clock envelopes [Cohen, Mandel, Plateau, and Pouzet (2008): Abstraction of Clocks in Synchronous Data-flow Systems]
- Sophisticated type-based analysis for causality and buffer sizes
- Less focus on code generation

Our work

- Less flexible scheduling
- Buffering is implicit and very limited
- Less clock typing, more causality
- Generate imperative code

Related Work: Iooss et al.

- “1-synchronous” programs [Iooss, Pouzet, Cohen, Potop-Butucaru, Souyris, Bregeon, and Baufreton (2020): 1-Synchronous Programming of Large Scale, Multi-Periodic Real-Time Applications with Functional Degrees of Freedom]
- Two-element clocks: $[phase, period]$
 $(0^k 10^{n-k-1}$ or $0^k(10^{n-1})$, where n is the period and $0 \leq k < n$ is the phase
- Related to work on affine clocks
 - » [Curic (2005): Implementing Lustre Programs on Distributed Platforms with Real-Time Constraints]
 - » [Smarandache, Gautier, and Le Guernic (1999): Validation of Mixed Signal-Alpha Real-Time Systems through Affine Calculus on Clock Synchronisation Constraints]
- Several operators: **when**, **current**, delay, delayfby, buffer, bufferfby
- Prototype in Heptagon: introduces (lots of) whens and merges

Our work

- Simpler clocks, fewer operators, implicit buffering
- Generate imperative code directly

Prelude: Multi-periodic Sync. Prog. [Forget, Boniol, Lesens, and Pagetti (2008): A Multi-Periodic Synchronous Data-Flow Language]

- Language [Forget, Boniol, Lesens, and Pagetti (2010): A Real-Time Architecture Design Language for Multi-Rate Embedded Control Systems] and compiler [Pagetti, Forget, Boniol, Cordovilla, and Lesens (2011): Multi-task implementation of multi-periodic synchronous programs]
- Extend Lustre with task periods/phases and WCET.
- Compose real-time primitives to express communication patterns.
- Generate and schedule a set of real-time tasks
 - » WCET, release times, deadlines
 - » Adapt existing scheduling algorithms to respect data dependencies
- “Don’t Care” [Wyss, Boniol, Forget, and Pagetti (2012): A Synchronous Language with Partial Delay Specification for Real-Time Systems Programming],
Let the compiler decide if `c dc x ( c fby? x )` is
 - » `c fby x`
 - » `x`

Stream-based Semantics

$$\llbracket e_1 \oplus e_2 \rrbracket (i) = \llbracket e_1 \rrbracket (i) \oplus \llbracket e_2 \rrbracket (i)$$

$$\llbracket \text{last } x \rrbracket (i) = \begin{cases} x_{-1} & \text{if } i = 0 \\ \llbracket x \rrbracket (i - 1) & \text{otherwise} \end{cases}$$

$$\llbracket x \text{ when } (s \% n) \rrbracket (i) = \llbracket x \rrbracket (n \cdot i + s)$$

$$\llbracket \text{current}(x, (s \% n)) \rrbracket (i) = \begin{cases} x_{-1} & \text{if } i < s \\ \llbracket x \rrbracket (\lfloor i - s / n \rfloor) & \text{otherwise} \end{cases}$$

- Recursive equations on streams: $\mathbb{N} \rightarrow \mathbb{V}$
- x_{-1} is the initial last value
- No explicit presence or absence
- Cf. Prelude (tagged-signal model)

Declare and constrain resources

```
resource cpu : int
```

```
node read() returns (y:int);
```

```
node write(x:int) returns ();
```

```
node filter(x:int) returns (y:int)
  requires (cpu = 4);
```

```
node main() returns ()
```

```
var s0, s1, s2, s3 : int :: 1/3;
```

```
let
```

```
  resource cpu <= 4;
```

```
  s0 = read();
```

```
  s1 = filter(s0);
```

```
  s2 = filter(s1);
```

```
  s3 = filter(s2);
```

```
  () = write(s3);
```

```
tel
```

- Declare *named weights* to represent resources required per cycle
 - » Simple proxies for worst-case execution time
 - » Network bus accesses
- Use to constrain scheduling
- normally: `resource balance cpu`

Declare and constrain resources

```
resource cpu : int
```

```
node read() returns (y:int);
```

```
node write(x:int) returns ();
```

```
node filter(x:int) returns (y:int)
  requires (cpu = 4);
```

```
node main() returns ()
```

```
var s0, s1, s2, s3 : int :: 1/3;
let
```

```
  resource cpu <= 4;
```

```
  s0 = read();
```

```
  s1 = filter(s0);
```

```
  s2 = filter(s1);
```

```
  s3 = filter(s2);
```

```
  () = write(s3);
```

```
tel
```

- Declare *named weights* to represent resources required per cycle

- » Simple proxies for worst-case execution time

- » Network bus accesses

- Use to constrain scheduling


- normally: `resource balance cpu`

Also: trade-off *resource balancing* against *latency*:


```
latency_chain forward <= 0 (s0 -> s1 -> s2 -> s3);
```

Direct Communications


$$r = f(w)$$




- D_f^w : Direct Write-before-read (forward concomitance)
- Dependency constraint: $p:w \leq p:r$
- $0 \leq p:r - p:w$



$$r = f(\text{last } w)$$



- D_b^r : Direct Read-before-write (backward concomitance)
- Dependency constraint: $p:r \leq p:w$
- $0 \leq p:w - p:r$




Rate Transitions

$$r = f(w \text{ when } (1 \% 3))$$


$(i \% n)$: take value i of every n

$(? \% n)$: take any of every n values




$$r = f(\text{current}(w, (1 \% 3)))$$


$(i \% n)$: i initial values, then repeat n times



- $/nf$: Fast-to-slow
(forward concomitance)



- $*nf \mid *nb \mid *n?$: Slow-to-fast
(forward or backward concomitance)



Macro-scheduling using Integer Linear Programming (ILP)

Usual Workflow

1. `$ presseail example2.ail --write-lp example2.lp`
writes the scheduling constraints to a file
2. Call `cplex`
3. `$ presseail example2.ail --read-sol example2.sol --compile 1`
reads the solution and generates code

Macro-scheduling using Integer Linear Programming (ILP)

Usual Workflow

1. `$ presseail example2.ail --write-lp example2.lp`
writes the scheduling constraints to a file
2. Call `cplex`
3. `$ presseail example2.ail --read-sol example2.sol --compile 1`
reads the solution and generates code

Testing simple examples

- `$ presseail example2.ail --glpk --compile 1`

Minimize

rmax.equ

Subject to

pw.def0.filter: pw.0.filter + pw.1.filter + pw.2.filter = 1

pw.def1.filter: 2 pw.2.filter + pw.1.filter - p.filter = 0

...

depd.wr.p.read.p.filter_5: p.filter - p.read >= 0

...

rbnd.cpu_8: 5 pw.0.filter_1 + 5 pw.0.filter_0 + 5 pw.0.filter <= 8

rbnd.cpu_7: 5 pw.1.filter_1 + 5 pw.1.filter_0 + 5 pw.1.filter <= 8

rbnd.cpu_6: 5 pw.2.filter_1 + 5 pw.2.filter_0 + 5 pw.2.filter <= 8

Bounds

0 <= p.read < 3

0 <= p.filter < 3

...

End

General

p.read p.filter ...

Binary

pw.0.read pw.1.read pw.2.read pw.0.filter ...

Rate-Synchronous Model

The Rosace Example

Flowgraphs and Scheduling

End-to-end Latency

Code Generation

Avoiding Cycles during Sequencing


Scheduling Complications

Multi-threaded Scheduling

Conclusion


The ROSACE Case Study

[Pagetti, Saussière, Gratia, Noulard, and Siron (2014): The ROSACE Case Study: From Simulink Specification to Multi/Many-Core Execution]



The ROSACE Case Study

[Pagetti, Saussié, Gratia, Noulard, and Siron (2014): The ROSACE Case Study: From Simulink Specification to Multi/Many-Core Execution]



The ROSACE Case Study

[Pagetti, Saussière, Gratia, Noulard, and Siron (2014): The ROSACE Case Study: From Simulink Specification to Multi/Many-Core Execution]

```
resource ops : int
node alt_hold (h_c, h_f : float) returns (vz_c : float) requires (ops = 201);
...
const H200 : rate = 1 / 2 (* base clock = 400Hz *)
const H100 : rate = 1 / 4
const H50  : rate = 1 / 8
const H10  : rate = 1 / 40

node assemblage1( h_c : float :: H10 last = 0.; (* altitude command *)
                  va_c : float :: H10 last = 0.) (* airspeed command *)
returns (d_th_c : float :: H50 last = 1.6402; (* throttle command *)
        d_e_c  : float :: H50 last = 0.0186) (* elevator deflection command *)
var h_f : float :: H100; (* altitude *)
    vz_c : float :: H50;  (* vertical speed command *)
...
let
  h_f = h_filter( h when (? % 2) );
  vz_c = alt_hold( current(h_c, (? % 5)), h_f when ---- );
  ...
  resource balance ops;
  latency assemblage exists <= 2
  (dynamics, h_filter, alt_hold, vz_control, elevator);
tel
```

elevator
deflection
command

throttle
command


200 Hz

100 Hz

50 Hz

The ROSACE Case Study

[Pagetti, Saussière, Gratia, Noulard, and Siron (2014): The ROSACE Case Study: From Simulink Specification to Multi/Many-Core Execution]



```

node assemblage(h_c, va_c : float rate(100, 0))
returns (d_th_c, d_e_c : float)
var vz_c : float;
    d_e, th, h, az, va, q, vz : float;
    vz_f, va_f, h_f, az_f, q_f : float;
let
    (* 200Hz *)
    d_e = elevator(d_e_c *^ 4);
    th = engine(d_th_c *^ 4);
    (va, az, q, vz, h) = dynamics(1.6402 fby th, 0.0186 fby d_e);
    (* 100Hz *)
    h_f = h_filter( h /^ 2);
    az_f = az_filter(az /^ 2); ...
    (* 50Hz *)
    vz_c = alt_hold(h_c *^ 5, h_f /^ 2);
    d_e_c = vz_control(vz_c, vz_f /^ 2, q_f ^/ 2,
                      az_f /^ 2);
    d_th_c = va_control(va_c *^ 5, va_f /^ 2,
                      q_f /^ 2, vz_f /^ 2);

    (* dynamics -> h_filter -> alt_hold -> vz_control -> elevator <= 2 *)
    (* scheduled as real-time tasks with WCET, precedence, deadlines *)

```

```
tel
```

```


node assemblage(h_c, va_c : float :: 1/40 last = 0.)
returns (d_th_c, d_e_c : float :: 1/8 last = (1.6402, 0.0186))
var vz_c : float :: 1/8;
    d_e, th, h, az, va, q, vz : float :: 1/2;
    vz_f, va_f, h_f, az_f, q_f : float :: 1/4;
let
    (* 200Hz = 1/2 *)
    d_e = elevator(current(d_e_c, (? % 4)));
    th = engine(current(d_th_c, (? % 4)));
    (va, az, q, vz, h) = dynamics(th, d_e);
    (* 100Hz = 1/4 *)
    h_f = h_filter( h when (? % 2));
    az_f = az_filter(az when (? % 2)); ...
    (* 50Hz = 1/8 *)
    vz_c = alt_hold(current(h_c, (? % 5)), h_f when (? % 2));
    d_e_c = vz_control(vz_c, vz_f when (? % 2), q_f when (? % 2),
                      az_f when (? % 2));
    d_th_c = va_control(current(va_c, (? % 5)), va_f when (? % 2),
                      q_f when (? % 2), vz_f when (? % 2));

    latency exists <= 2 (dynamics, h_filter, alt_hold, vz_control, elevator);
    resource balance ops;
tel

```



Compilation: Model $\Rightarrow$ Scheduling $\Rightarrow$ Generated Code

```
h_f = h_filter(h when (? % 2));  
vz_c = alt_hold(current(h_c, (? % 5)),  
                h_f when (? % 2));
```




Compilation: Model $\Rightarrow$ Scheduling $\Rightarrow$ Generated Code

```
h_f = h_filter(h when (? % 2));  
vz_c = alt_hold(current(h_c, (? % 5)),  
                h_f when (? % 2));
```



Compilation: Model $\Rightarrow$ Scheduling $\Rightarrow$ Generated Code


```
h_f = h_filter(h when (? % 2));  
vz_c = alt_hold(current(h_c, (? % 5)),  
                h_f when (? % 2));
```



```
static int c_30 = 0;  
  
void step0()  
{  
    if (c_30 % 2 == 0) {  
        if (c_30 % 4 == 2) {  
            h_filter();    // ***  
            ...  
        }  
    } else {  
        ...  
    }  
    switch (c_30) {  
        case 2: va_control(); break;  
        case 6: alt_hold();    // ***  
                vz_control();  
                break;  
    }  
    c_30 = (c_30 + 1) % 8;  
}
```

Compilation: Model $\Rightarrow$ Scheduling $\Rightarrow$ Generated Code

```
h_f = h_filter(h when (? % 2));  
vz_c = alt_hold(current(h_c, (? % 5)),  
                h_f when (? % 2));
```




- **Source:** dataflow semantics
- **Target:** C code implicitly writing and reading static variables

```
static int c_30 = 0;  
  
void step0()  
{  
    if (c_30 % 2 == 0) {  
        if (c_30 % 4 == 2) {  
            h_filter();    // ***  
            ...  
        }  
    } else {  
        ...  
    }  
    switch (c_30) {  
        case 2: va_control(); break;  
        case 6: alt_hold();    // ***  
                vz_control();  
                break;  
    }  
    c_30 = (c_30 + 1) % 8;  
}
```

Compilation: Model $\Rightarrow$ Scheduling $\Rightarrow$ Generated Code

```
h_f = h_filter(h when (? % 2));
vz_c = alt_hold(current(h_c, (? % 5)),
                h_f when (? % 2));
```



- **Source:** dataflow semantics
- **Target:** C code implicitly writing and reading static variables


```
static int c_30 = 0;

void step0()
{
    if (c_30 % 2 == 0) {
        if (c_30 % 4 == 2) {
            h_filter(); // ***
            ...
        }
    } else {
        ...
    }
    switch (c_30) {
        case 2: va_control(); break;
        case 6: alt_hold(); // ***
                vz_control();
                break;
    }
    c_30 = (c_30 + 1) % 8;
}
```

A red arrow labeled **f (concomitance)** points from the `alt_hold()` call in the C code to the `alt_hold` block in the diagram.

Compilation: Model $\Rightarrow$ Scheduling $\Rightarrow$ Generated Code

```
h_f = h_filter(h when (? % 2));  
vz_c = alt_hold(current(h_c, (? % 5)),  
                h_f when (? % 2));
```




- **Source:** dataflow semantics
- **Target:** C code implicitly writing and reading static variables

```
static int c_30 = 0;  
  
void step0()  
{  
    if (c_30 % 2 == 0) {  
        if (c_30 % 4 == 2) {  
            h_filter();          // ***  
            ...  
        }  
    } else {  
        ...  
    }  
    switch (c_30) {  
        case 2: va_control(); break;  
        case 6: alt_hold();      // ***  
                vz_control();  
                break;  
    }  
    c_30 = (c_30 + 1) % 8;  
}
```

Compilation: Model $\Rightarrow$ Scheduling $\Rightarrow$ Generated Code

```
h_f = h_filter(h when (? % 2));
vz_c = alt_hold(current(h_c, (? % 5)),
                h_f when (? % 2));
```



- **Source:** dataflow semantics
- **Target:** C code implicitly writing and reading static variables


```
static int c_30 = 0;
```

```
void step0()
{
```

```
    switch (c_30) {
    case 2: va_control(); break;
    case 6: alt_hold();      // ***
            vz_control();
            break;
    }
    if (c_30 % 2 == 0) {
        if (c_30 % 4 == 2) {
            h_filter(); // ***
            ...
        }
    } else {
        ...
    }
    c_30 = (c_30 + 1) % 8;
}
```

Compilation: Model $\Rightarrow$ Scheduling $\Rightarrow$ Generated Code

```
h_f = h_filter(h when (? % 2));  
vz_c = alt_hold(current(h_c, (? % 5)),  
                h_f when (? % 2));
```



- **Source:** dataflow semantics
- **Target:** C code implicitly writing and reading static variables

```
static int c_30 = 0;
```

```
void step0()  
{
```

```
    switch (c_30) {  
        case 2: va_control(); break;  
        case 6: alt_hold();      // ***  
                vz_control();  
                break;  
    }  
    if (c_30 % 2 == 0) {  
        if (c_30 % 4 == 2) {  
            h_filter();      // ***  
            ...  
        }  
    } else {  
        ...  
    }  
    c_30 = (c_30 + 1) % 8;  
}
```

Rate-Synchronous Model

The Rosace Example

Flowgraphs and Scheduling

End-to-end Latency

Code Generation


Avoiding Cycles during Sequencing

Scheduling Complications

Multi-threaded Scheduling


Conclusion

Flowgraphs




- Generate flowgraph from program
 - » $r = w + 1$ becomes $w \rightarrow r$
 - » $r = \text{last } w + 1$ also becomes $w \rightarrow r$
- Annotate edges with
 - » Rate-transitions and data dependencies
 - » *Concomitance*: order within cycle
- Analyze the graph to identify cycles (strongly-connected components)
- Eliminate cycles
 - » Changing the concomitance
 - » Dropping data dependencies

Flowgraphs




- Generate flowgraph from program
 - » $r = w + 1$ becomes $w \rightarrow r$
 - » $r = \text{last } w + 1$ also becomes $w \rightarrow r$
- Annotate edges with
 - » Rate-transitions and data dependencies
 - » *Concomitance*: order within cycle
- Analyze the graph to identify cycles (strongly-connected components)
- Eliminate cycles
 - » Changing the concomitance
 - » Dropping data dependencies

Flowgraphs




- Generate flowgraph from program
 - » $r = w + 1$ becomes $w \rightarrow r$
 - » $r = \text{last } w + 1$ also becomes $w \rightarrow r$
- Annotate edges with
 - » Rate-transitions and data dependencies
 - » *Concomitance*: order within cycle
- Analyze the graph to identify cycles (strongly-connected components)
- Eliminate cycles
 - » Changing the concomitance
 - » Dropping data dependencies

Flowgraphs




- Generate flowgraph from program
 - » $r = w + 1$ becomes $w \rightarrow r$
 - » $r = \text{last } w + 1$ also becomes $w \rightarrow r$
- Annotate edges with
 - » Rate-transitions and data dependencies
 - » *Concomitance*: order within cycle
- Analyze the graph to identify cycles (strongly-connected components)
- Eliminate cycles
 - » Changing the concomitance
 - » Dropping data dependencies

Flowgraphs




- Generate flowgraph from program
 - » $r = w + 1$ becomes $w \rightarrow r$
 - » $r = \text{last } w + 1$ also becomes $w \rightarrow r$
- Annotate edges with
 - » Rate-transitions and data dependencies
 - » *Concomitance*: order within cycle
- Analyze the graph to identify cycles (strongly-connected components)
- Eliminate cycles
 - » Changing the concomitance
 - » Dropping data dependencies

Flowgraphs



- Generate flowgraph from program
 - » $r = w + 1$ becomes $w \rightarrow r$
 - » $r = \text{last } w + 1$ also becomes $w \rightarrow r$
- Annotate edges with
 - » Rate-transitions and data dependencies
 - » *Concomitance*: order within cycle
- Analyze the graph to identify cycles (strongly-connected components)
- Eliminate cycles
 - » Changing the concomitance
 - » Dropping data dependencies

Flowgraphs



- Generate flowgraph from program
 - » $r = w + 1$ becomes $w \rightarrow r$
 - » $r = \text{last } w + 1$ also becomes $w \rightarrow r$
- Annotate edges with
 - » Rate-transitions and data dependencies
 - » *Concomitance*: order within cycle
- Analyze the graph to identify cycles (strongly-connected components)
- Eliminate cycles
 - » Changing the concomitance
 - » Dropping data dependencies

Flowgraph links

x	$eq_w \xrightarrow{D_f^w} eq_r$	
$\text{last } x$	$eq_w \xrightarrow{D_b^r} eq_r$	
<i>unconstrained</i>	$eq_w \xrightarrow{D_f^?} eq_r$	
$x \text{ when } (\cdot \% n)$	$eq_w \xrightarrow{/nf} eq_r$	
$(\text{last } x) \text{ when } (\cdot \% n)$	$eq_w \xrightarrow{/nb^L} eq_r$	
$\text{current}(x, (\cdot \% n))$	$eq_w \xrightarrow{*nf} eq_r$	(by default)
	$eq_w \xrightarrow{*nb} eq_r$	(if 'fast-first')
$\text{current}(\text{last } x, (\cdot \% n))$	<i>forbidden</i>	


Schedule

	<i>ops</i>	<i>phase</i>	
elevator	98	1%2	(p:e)
engine	82	0%2	
dynamics	1174	1%2	(p:d)
h_filter	38	2%4	(p:h)
az_filter	37	2%4	
q_filter	37	2%4	
vz_filter	37	2%4	
va_filter	38	2%4	
alt_hold	201	6%8	(p:a)
vz_control	88	6%8	(p:v)
va_control	90	2%8	

- Our ROSACE implementation
 - » Cycle period = 2.5 ms (400 Hz)
 - » Allow load balancing of fastest components (200 Hz)
 - » The ops resource estimates the computations required
- Assign each component a phase relative to its period (in terms of base cycles)
- Balance ops per cycle
- Respect end-to-end latency

Schedule

	<i>ops</i>	<i>phase</i>	
elevator	98	1%2	(p:e)
engine	82	0%2	
dynamics	1174	1%2	(p:d)
h_filter	38	2%4	(p:h)
az_filter	37	2%4	
q_filter	37	2%4	
vz_filter	37	2%4	
va_filter	38	2%4	
alt_hold	201	6%8	(p:a)
vz_control	88	6%8	(p:v)
va_control	90	2%8	



```
latency exists <= 2 (dynamics, h_filter, alt_hold, vz_control, elevator);
latency exists <= 2 (d, h, a, v, e);
```

Rate-Synchronous Model

The Rosace Example

Flowgraphs and Scheduling

End-to-end Latency

Code Generation

Avoiding Cycles during Sequencing


Scheduling Complications

Multi-threaded Scheduling

Conclusion

Minimum Pairwise Latency: same period

Direct communication: $r = w$



$r, w :: 1/3$

$p:w = 1$


$p:r = 2$

$lat. = 1$

- $eq_w \xrightarrow{D_f^w} eq_r$
- Write-before-read: $p:w \leq p:r$
- $0 \leq p:r - p:w < period$


Minimum Pairwise Latency: same period

Direct communication: $r = w$



$r, w :: 1/3$
 $p:w = 1$
 $p:r = 2$
 $lat. = 1$

Delayed communication: $r = \text{last } w$




$r, w :: 1/3$
 $p:w = 1$
 $p:r = 0$
 $lat. = 2$

- $eq_w \xrightarrow{D_f^w} eq_r$
- Write-before-read: $p:w \leq p:r$
- $0 \leq p:r - p:w < period$
- $eq_w \xrightarrow{D_b^r} eq_r$
- Read-before-write: $p:r \leq p:w$
- $0 < p:r - p:w + period \leq period$

Minimum Pairwise Latency: same period


Direct communication: $r = w$



$r, w :: 1/3$
 $p:w = 1$
 $p:r = 2$
 $lat. = 1$

- $eq_w \xrightarrow{D_f^w} eq_r$
- Write-before-read: $p:w \leq p:r$
- $0 \leq p:r - p:w < period$

Delayed communication: $r = \text{last } w$



$r, w :: 1/3$
 $p:w = 1$
 $p:r = 0$
 $lat. = 2$

- $eq_w \xrightarrow{D_b^r} eq_r$
- Read-before-write: $p:r \leq p:w$
- $0 < p:r - p:w + period \leq period$

Unconstrained communication ($r = \text{last? } w$)


- $eq_w \xrightarrow{D_f^?} eq_r: (p:r - p:w + period(w)) \bmod period(w)$
- $eq_w \xrightarrow{D_b^?} eq_r: ((p:r - p:w + period(w) - 1) \bmod period(w)) + 1$

Minimum Pairwise Latency: fast-to-slow

$r = w$ when $(? \% 3)$


$eq_w \xrightarrow{/nf} eq_r$

$(p:r - p:w) \bmod \text{period}(w)$




Minimum Pairwise Latency: fast-to-slow

$r = w \text{ when } (? \% 3)$ $eq_w \xrightarrow{/nf} eq_r$ $(p:r - p:w) \bmod \text{period}(w)$




$r = (\text{last } e) \text{ when } (0 \% 3)$ $eq_w \xrightarrow{/nb^L} eq_r$
 $((\text{period}(w) + p:r - p:w - 1) \bmod \text{period}(w)) + 1$



Minimum Pairwise Latency: slow-to-fast

$$r = \text{current}(w, (1 \% 3)) \quad eq_w \xrightarrow{*_{nf}} eq_r$$


$$((branch \cdot \text{period}(r) + \text{period}(w) + p:r - p:w - 1) \bmod \text{period}(w)) + 1$$



Minimum Pairwise Latency: slow-to-fast

$$r = \text{current}(w, (1 \% 3)) \quad eq_w \xrightarrow{*_{nf}} eq_r$$

$$((branch \cdot \text{period}(r) + \text{period}(w) + p:r - p:w - 1) \bmod \text{period}(w)) + 1$$



$$r = \text{current}(\text{last } w, (? \% 3))?$$

- Not allowed. Not enough 'memories'.
- Must be normalized to


$$r = \text{current}(t, (? \% 3));$$

$$t = \text{last } w;$$


End-to-End Latency: the wrong way

- Define pairwise latencies for each link type.
- Chain them together into a sequence.
- Difficult to handle branching and dead ends.
- Difficult to explain.
- Complicated formulas.
- There's a better way. . .


Constraining End-to-end Latency



Constraining End-to-end Latency




Constraining End-to-end Latency




(View online at <https://www.tbrk.org/dataflow/showlatency>)


Constraining End-to-end Latency




Constraining End-to-end Latency




Constraining End-to-end Latency




Constraining End-to-end Latency




Constraining End-to-end Latency




Constraining End-to-end Latency




Constraining End-to-end Latency




Constraining End-to-end Latency



Constraining End-to-end Latency



Constraining End-to-end Latency



Chains of constraints

latency forward/backward $\leq B (\dots, w, r, \dots)$

Chains of constraints

latency forward/backward $\leq B (\dots, w, r, \dots)$

For each link $w \xrightarrow{s,c} r$,

Chains of constraints

latency forward/backward $\leq B (\dots, w, r, \dots)$

For each link $w \xrightarrow{s,c} r$,

$$0 \leq i:r < hp/\text{period}(r)$$

$$\begin{array}{ll} 0 \leq \text{lat}_{w,r} < L & \text{for } c = f \\ 0 < \text{lat}_{w,r} \leq L & \text{for } c = b \end{array} \quad \left\{ \begin{array}{l} \text{where } L = \text{period}(r) \text{ if forward} \\ \text{and } L = \text{period}(w) \text{ if backward} \end{array} \right.$$

$$0 \leq \text{wrap}_{w,r} \leq 1 \quad \begin{array}{l} \text{if forward and } s \notin \{D^w, *_n\} \\ \text{or if backward and } s \notin \{D^w, /_n\} \end{array}$$

$$\text{period}(w) \cdot i:w + p:w + \text{lat}_{w,r} - hp \cdot \text{wrap}_{w,r} = \text{period}(r) \cdot i:r + p:r.$$

- Each intermediate instance is both a reader and a writer, and thus constrained by two equations.
- forward: attach chains from the top
- backward: attach chains to the bottom

Showlatency demo

latency_example ≤ 10 \

$x \triangleq 1/4$
 $\Phi(x) = 1$

$y \triangleq 1/4 = x$
 $\Phi(y) = 2$


$z \triangleq 1/4 = y$
 $\Phi(z) = 3$

$b \triangleq 1/16 = z \text{ when } (0 \% 4)$
 $\Phi(b) = 6$

$c \triangleq 1/4 = \text{current_}__ (2 \% 4, b)$
 $\Phi(c) = 1$

$d \triangleq 1/4 = c$
 $\Phi(d) = 3$

$e \triangleq 1/16 = d \text{ when } (0 \% 4)$
 $\Phi(e) = 6$



new variable: definition: (☒ CoF) sampling ratio:

latency bound:

minimize
obj: x

subject to

chainlat_39:

$-15 \cdot ne_37 + r_26 + d - c + r_13 + r_10 + z - x \leq 10$

notenablat_38:


$ne_37 + d.0.b_24 \leq 1$

chainlat_36:

$-15 \cdot ne_34 + r_26 + d - c + r_16 + r_10 + z - x \leq 10$

<https://www.di.ens.fr/~bourke/showlat/showlatency.html>

End-to-End Latency



[Feiertag, Richter, Nordlander, and Jonsson (2008): A Compositional Framework for End-to-End Path Delay Calculation of Automotive Systems under Different Path Semantics]

[Girault, Prévot, Quinton, Henia, and Sordon (2018): Improving and Estimating the Precision of Bounds on the Worst-Case Latency of Task Chains], ...

Rate-Synchronous Model

The Rosace Example

Flowgraphs and Scheduling

End-to-end Latency

Code Generation

Avoiding Cycles during Sequencing

Scheduling Complications

Multi-threaded Scheduling

Conclusion

Manipulating flow graphs

Before scheduling


1. Construct flow graph from program
2. Remove potential cycles by flipping the concomitance
3. Use to generate ILP constraints (causality, end-to-end latency)

After scheduling: convert to dependency graph

1. Drop edges between equations that cannot execute in any phase.
2. Flip the cobackward (b) edges.
3. Use with standard algorithm to schedule equations within a step function.


ROSACE example: flow graph $\rightarrow$ dependency graph

	<i>ops</i>	<i>phase</i>
elevator	98	1%2
engine	82	0%2
dynamics	1174	1%2
h_filter	38	2%4
az_filter	37	2%4
q_filter	37	2%4
vz_filter	37	2%4
va_filter	38	2%4
alt_hold	201	6%8
vz_control	88	6%8
va_control	90	2%8



ROSACE example: flow graph $\rightarrow$ dependency graph


	<i>ops</i>	<i>phase</i>
elevator	98	1%2
engine	82	0%2
dynamics	1174	1%2
h_filter	38	2%4
az_filter	37	2%4
q_filter	37	2%4
vz_filter	37	2%4
va_filter	38	2%4
alt_hold	201	6%8
vz_control	88	6%8
va_control	90	2%8



- Remove all edges between equations that can never execute in the same phase.
- Reverse edges whose concomitance is b .

ROSACE example: flow graph $\rightarrow$ dependency graph

	<i>ops</i>	<i>phase</i>
elevator	98	1%2
engine	82	0%2
dynamics	1174	1%2
h_filter	38	2%4
az_filter	37	2%4
q_filter	37	2%4
vz_filter	37	2%4
va_filter	38	2%4
alt_hold	201	6%8
vz_control	88	6%8
va_control	90	2%8



- Remove all edges between equations that can never execute in the same phase.
- Reverse edges whose concomitance is b .

ROSACE example: generated code

```
static int c = 0;
static float h_c = 0, d_th_c = 1.6402, d_e_c = 0.0186, ...;
static float vz_c, ..., q_f;

void step0()
{
    if (c % 2 == 0) {
        engine();
        if (c % 4 == 2) {
            vz_filter(); h_filter(); va_filter(); q_filter(); az_filter();
        }
    } else {
        elevator(); dynamics();
    }
    switch (c) {
        case 2: va_control(); break;
        case 6: alt_hold(); vz_control(); break;
    }
    c = (c + 1) % 8;
}
```

Generalize the clock-directed scheme [Biernacki, Colaço, Hamon, and Pouzet (2008): Clock-directed modular code generation for synchronous data-flow languages]

- `--compile n` generates n step functions
 - » For the i th step function, step_i , `List.filter_map` equations by phase offset.
 - » Generate dependency graph ignoring variables not in step_i
—macro-scheduling guarantees they will already have been calculated.
 - » Micro-schedule equations in step_i w.r.t. dependencies and phase offset/rate.
- Generate multiple Obc step methods, buffer values in state variables.
- Optimize the Obc by joining adjacent `case` statements.

Specialized case construct

```
case (state(c_3) mod 3) {  
  0: { skip }  
  1: { state(s2) := filter(state(s1)) }  
  2: { skip }  
  else undefined  
};  
case (state(c_3) mod 3) {  
  0: { state(s1) := filter(s0) }  
  1: { skip }  
  2: { skip }  
  else undefined  
};
```



```
case (state(c_3) mod 3) {  
  0: { state(s1) := filter(s0) }  
  1: { state(s2) := filter(state(s1)) }  
  2: { skip }  
  else undefined  
};
```

The 'else undefined' simplifies optimisation under (implicit) invariants

```
case (state(c_3) mod 24) {  
  7: { state(x) := read_real() }  
  23: { y := read_real() }  
  else undefined }
```



```
if (state(c_3) mod 24 = 7) {  
  state(x) := read_real()  
} else {  
  y := read_real()  
}
```

```
case (state(c_3) mod 24) {  
  7: { state(x) := read_real() }  
  15: { skip }  
  23: { y := read_real() }  
  else undefined }
```



```
case (state(c_3) mod 24) {  
  7: { state(x) := read_real() }  
  15: { skip }  
  23: { y := read_real() }  
  else undefined }
```

Rate-Synchronous Model

The Rosace Example

Flowgraphs and Scheduling

End-to-end Latency

Code Generation

Avoiding Cycles during Sequencing

Scheduling Complications

Multi-threaded Scheduling

Conclusion

More Information

ECRTS 2023 Article

- Details of language and ILP encoding
- Encoding for end-to-end latency constraints
- Adapt clock-directed modular code generation
[Biernacki, Colaço, Hamon, and Pouzet (2008): Clock-directed modular code generation for synchronous data-flow languages]
- Decide concomitance **before** ILP scheduling

Scheduling and Compiling Rate-Synchronous Programs with End-To-End Latency Constraints

Timothy Bourke

Inria Paris, France
Ecole normale supérieure, PSL University, CNRS, Paris, France

Vincent Bregon

Airbus Operations S.A.S., Toulouse, France

Marc Pouzet

Ecole normale supérieure, PSL University, CNRS, Paris, France
Inria Paris, France

Abstract

We present an extension of the synchronous-reactive model for specifying multi-rate systems. A set of periodically executed components and their communication dependencies are expressed in a Lustre-like programming language with features for load balancing, resource limiting, and specifying end-to-end latencies. The language abstracts from execution time and phase offsets. This permits single clock typing rules and a stream-based semantics, but requires each component to execute within an overall base period. A program is compiled to a single periodic task in two stages. First, Integer Linear Programming is used to determine phase offsets using standard encodings for dependencies and load balancing, and a novel encoding for end-to-end latency. Second, a code generation scheme is adapted to produce step functions. As a result, components are synchronous relative to their respective rates, but not necessarily simultaneous relative to the base period. This approach has been implemented in a prototype compiler and validated on an industrial application.

2012 ACM Subject Classification Computer systems organization → Real-time languages; Computer systems organization → Embedded software

Keywords and phrases synchronous-reactive, integer linear programming, code generation

Digital Object Identifier 10.4230/LIPICs.ECRTS.2023.1

1 Introduction

Embedded control software is often designed as a set of components that each repeatedly sample inputs, compute a transition function, and update outputs. Such components must be scheduled so as to share processor resources while respecting timing and communication requirements. Scheduling determines how data propagates along chains of components from sensor acquisitions, through successive computations, to corresponding actuator emissions. The end-to-end latencies of such chains are crucial to overall system performance.

We characterize and extend an approach for developing avionics software based on the synchronous-reactive languages Lustre [29] and SCADE [15]. Our application model comprises (i) a set of components whose execution rates are specified as unit fractions ($1/n$) of a base rate, and (ii) a graph of data flow between components. The Worst-Case Execution Time (WCET) of each component must be less than the base period. This is a significant restriction, but one that is acceptable for safety-critical avionics applications. The implementation target is one or more sequential step functions called cyclically to, in turn, call individual component step functions. Data is exchanged by reading and writing static variables.

More Information

Scheduling and Compiling Rate-Synchronous Programs with End-To-End Latency Constraints

Timothy Bourke

Inria Paris, France
Ecole normale supérieure, PSL University, CNRS, Paris, France

Vincent Bugeon

Airbus Operations S.A.S., Toulouse, France

Marc Pouzet

Ecole normale supérieure, PSL University, CNRS, Paris, France
Inria Paris, France

Lustre, fast first and fresh

Timothy Bourke and Marc Pouzet

Abstract—The rate-synchronous model formalizes an industrial approach for computing Lustre nodes that execute at different rates. Such programs are compiled to cyclic sequential code in two steps. First, an Integer Linear Program is solved to assign each component to a phase relative to its period. Second, the corresponding step functions are selected for execution within a cycle of the generated code. By default, programs are deterministic: for any valid schedule, the generated code calculates the values dictated by the source dataflow semantics at the specified rates. In practice, though, specifying precise values in the source program is sometimes unnecessary, impracticable and overly constraining. In this case, the ILP constraints can be relaxed, though not necessarily completely, and their solution decides which dataflow semantics applies. Care is still required to ensure that code generation remains deterministic.

Index Terms—Time-Centric Reactive Software, Dataflow Synchronous Programming.

1. INTRODUCTION

A Lustre [1] program comprises a hierarchy of nodes, which are functions that map streams of input values to streams of output values. Within a node, a set of equations defines the values of local and output signals using a simple expression language. Equivalently, a node is specified by a dataflow graph whose directed arcs are labelled by signal names and whose vertices specify computations. Nodes are given a synchronous semantics so that they can be compiled given a synchronous semantics to bounded time and memory. This is to code that executes in bounded time and memory at the same



Fig. 1. Block diagram of 3-function pipeline.

1.1. A DETERMINISTIC RATE-SYNCHRONOUS LANGUAGE

The rate-synchronous language was originally motivated by a flight control and guidance system comprising approximately 2000 nodes and over 120 000 named signals. The language's main goal was to allow the nodes to be instantiated within a single node by providing constraints for specifying execution rates and resource constraints. The Prelude language [4], [5] was developed with the same goal and targets a set of tasks for execution by a real-time scheduler. In contrast, rate-synchronous abstracts from WCET and signal phases, and focuses on statically-scheduled sequential code generation.

a) *Example*: To illustrate the language, consider the simple system sketched in figure 1 using a syntax inspired by Simulink.¹ An input signal x_0 is resampled at a slower rate, and then processed by three successive filters f_1 , f_2 , and f_3 , before being buffered as the output signal x_3 . Suppose that the filters are to run three times slower than the base rate of the system. The fast-to-slow rate transition must then choose one of every three values to pass to f_1 . Similarly, the slow-to-fast

ECRTS 2023 Article


- Details of language and ILP encoding
- Encoding for end-to-end latency constraints
- Adapt clock-directed modular code generation [Biernacki, Colaço, Hamon, and Pouzet (2008): Clock-directed modular code generation for synchronous data-flow languages]
- Decide concomitance **before** ILP scheduling

TCSR 2024 article

- Decide concomitance **during** ILP scheduling
- Extra constraints to avoid cycles in sequencing
- The **fast first** convention to avoid cycles


Direct Communications

$$r = f(w)$$




$$p:w < p:r + cc_{w,r}$$

$$\begin{cases} p:w \leq p:r & \text{if } cc_{w,r} = 1 \text{ (forward)} \\ p:w < p:r & \text{if } cc_{w,r} = 0 \text{ (backward)} \end{cases}$$




$$r = f(\text{last } w)$$



$$p:r + cc_{w,r} \leq p:w$$

$$\begin{cases} p:r < p:w & \text{if } cc_{w,r} = 1 \text{ (forward)} \\ p:r \leq p:w & \text{if } cc_{w,r} = 0 \text{ (backward)} \end{cases}$$




Rate Transitions

$$r = f(w \text{ when } (1 \% 3))$$


$(i \% n)$: take value i of every n

$(? \% n)$: take any of every n values




$$r = f(\text{current}(w, (1 \% 3)))$$


$(i \% n)$: i initial values, then repeat n times



$$i \cdot \text{period}(w) + p:w < p:r + cc_{w,r} \\ \leq (i + 1) \cdot \text{period}(w) + p:w$$



$$(i - 1) \cdot \text{period}(r) + p:r \leq p:w - cc_{w,r} \\ < i \cdot \text{period}(r) + p:r$$




Cycles

```
s1 = f1(s0 when (? % 3), s4 when (? % 3));  
s2 = f2(s1);  
s3 = f3(s2);  
s4 = current(s3, (? % 3));
```


Cycles

```
s1 = f1(s0 when (? % 3), s4 when (? % 3));  
s2 = f2(s1);  
s3 = f3(s2);  
s4 = current(s3, (? % 3));
```



- Every flow has forward concomitance ($:f$)
- If all equations are scheduled in the same phase, then code generation fails because it cannot break the cycle.

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3

$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to

$$\begin{aligned} y_{i,j} + y_{j,k} - y_{i,k} &\leq 1, & 1 \leq i < j < k \leq n \\ -y_{i,j} - y_{j,k} + y_{i,k} &\leq 0, & 1 \leq i < j < k \leq n \\ y_{i,j} &= \{0, 1\}, & 1 \leq i < j \leq n. \end{aligned}$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3

$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to


$$y_{i,j} + y_{j,k} - y_{i,k} \leq 1, \quad 1 \leq i < j < k \leq n$$

$$-y_{i,j} - y_{j,k} + y_{i,k} \leq 0, \quad 1 \leq i < j < k \leq n$$

$$y_{i,j} = \{0, 1\}, \quad 1 \leq i < j \leq n.$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints. . .
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3

$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to


$$y_{i,j} + y_{j,k} - y_{i,k} \leq 1, \quad 1 \leq i < j < k \leq n$$

$$-y_{i,j} - y_{j,k} + y_{i,k} \leq 0, \quad 1 \leq i < j < k \leq n$$

$$y_{i,j} = \{0, 1\}, \quad 1 \leq i < j \leq n.$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints. . .
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3

$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to


$$y_{i,j} + y_{j,k} - y_{i,k} \leq 1, \quad 1 \leq i < j < k \leq n$$

$$-y_{i,j} - y_{j,k} + y_{i,k} \leq 0, \quad 1 \leq i < j < k \leq n$$

$$y_{i,j} = \{0, 1\}, \quad 1 \leq i < j \leq n.$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints. . .
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3


$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to

$$\begin{aligned} y_{i,j} + y_{j,k} - y_{i,k} &\leq 1, & 1 \leq i < j < k \leq n \\ -y_{i,j} - y_{j,k} + y_{i,k} &\leq 0, & 1 \leq i < j < k \leq n \\ y_{i,j} &= \{0, 1\}, & 1 \leq i < j \leq n. \end{aligned}$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints. . .
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3

$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to


$$y_{i,j} + y_{j,k} - y_{i,k} \leq 1, \quad 1 \leq i < j < k \leq n$$

$$-y_{i,j} - y_{j,k} + y_{i,k} \leq 0, \quad 1 \leq i < j < k \leq n$$

$$y_{i,j} = \{0, 1\}, \quad 1 \leq i < j \leq n.$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints. . .
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3


$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to

$$\begin{aligned} y_{i,j} + y_{j,k} - y_{i,k} &\leq 1, & 1 \leq i < j < k \leq n \\ -y_{i,j} - y_{j,k} + y_{i,k} &\leq 0, & 1 \leq i < j < k \leq n \\ y_{i,j} &= \{0, 1\}, & 1 \leq i < j \leq n. \end{aligned}$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints. . .
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3


$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to

$$\begin{aligned} y_{i,j} + y_{j,k} - y_{i,k} &\leq 1, & 1 \leq i < j < k \leq n \\ -y_{i,j} - y_{j,k} + y_{i,k} &\leq 0, & 1 \leq i < j < k \leq n \\ y_{i,j} &= \{0, 1\}, & 1 \leq i < j \leq n. \end{aligned}$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints. . .
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3


$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to

$$\begin{aligned} y_{i,j} + y_{j,k} - y_{i,k} &\leq 1, & 1 \leq i < j < k \leq n \\ -y_{i,j} - y_{j,k} + y_{i,k} &\leq 0, & 1 \leq i < j < k \leq n \\ y_{i,j} &= \{0, 1\}, & 1 \leq i < j \leq n. \end{aligned}$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints. . .
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3


$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to

$$\begin{aligned} y_{i,j} + y_{j,k} - y_{i,k} &\leq 1, & 1 \leq i < j < k \leq n \\ -y_{i,j} - y_{j,k} + y_{i,k} &\leq 0, & 1 \leq i < j < k \leq n \\ y_{i,j} &= \{0, 1\}, & 1 \leq i < j \leq n. \end{aligned}$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints...

- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3

$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to


$$y_{i,j} + y_{j,k} - y_{i,k} \leq 1, \quad 1 \leq i < j < k \leq n$$

$$-y_{i,j} - y_{j,k} + y_{i,k} \leq 0, \quad 1 \leq i < j < k \leq n$$

$$y_{i,j} = \{0, 1\}, \quad 1 \leq i < j \leq n.$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints...
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3


$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to

$$\begin{aligned} y_{i,j} + y_{j,k} - y_{i,k} &\leq 1, & 1 \leq i < j < k \leq n \\ -y_{i,j} - y_{j,k} + y_{i,k} &\leq 0, & 1 \leq i < j < k \leq n \\ y_{i,j} &= \{0, 1\}, & 1 \leq i < j \leq n. \end{aligned}$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints...
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

$$\min_y \sum_{j=1}^m w_j y_j$$

$$\text{s.t. } \sum_{j=1}^m a_{ij} y_j \geq 1 \quad \text{for each } i = 1, 2, \dots, \ell$$

y_j is binary

- $y_j = 1$: arc j is in the feedback arc set
- $a_{ij} = 1$: arc j participates in cycle i
- ℓ elementary cycles, worst case $\approx O(2^m)$...
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (2022): Comments on "An Exact Method for the Minimum Feedback Arc Set Problem"]

- cross fingers and enumerate?

[Johnson (1975): Finding All the Elementary Circuits of a Directed Graph]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3


$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to

$$\begin{aligned} y_{i,j} + y_{j,k} - y_{i,k} &\leq 1, & 1 \leq i < j < k \leq n \\ -y_{i,j} - y_{j,k} + y_{i,k} &\leq 0, & 1 \leq i < j < k \leq n \\ y_{i,j} &= \{0, 1\}, & 1 \leq i < j \leq n. \end{aligned}$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints...
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

$$\min_y \sum_{j=1}^m w_j y_j$$

$$\text{s.t. } \sum_{j=1}^m a_{ij} y_j \geq 1 \quad \text{for each } i = 1, 2, \dots, \ell$$

y_j is binary

- $y_j = 1$: arc j is in the feedback arc set
- $a_{ij} = 1$: arc j participates in cycle i
- ℓ elementary cycles, worst case $\approx O(2^m)$...

- branch-and-cut:

[Grötschel, Jünger, and Reinelt (2022): Comments on "An Exact Method for the Minimum Feedback Arc Set Problem"]

- cross fingers and enumerate?

[Johnson (1975): Finding All the Elementary Circuits of a Directed Graph]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3




$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to

$$\begin{aligned} y_{i,j} + y_{j,k} - y_{i,k} &\leq 1, & 1 \leq i < j < k \leq n \\ -y_{i,j} - y_{j,k} + y_{i,k} &\leq 0, & 1 \leq i < j < k \leq n \\ y_{i,j} &= \{0, 1\}, & 1 \leq i < j \leq n. \end{aligned}$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



$$\min_y \sum_{j=1}^m w_j y_j$$

$$\text{s.t. } \sum_{j=1}^m a_{ij} y_j \geq 1 \quad \text{for each } i = 1, 2, \dots, \ell$$

y_j is binary

- $y_j = 1$: arc j is in the feedback arc set
- $a_{ij} = 1$: arc j participates in cycle i
- ℓ elementary cycles, worst case $\approx O(2^m)$...

- branch-and-cut:

[Grötschel, Jünger, and Reinelt (2022): Comments on "An Exact Method for the Minimum Feedback Arc Set Problem"]

- cross fingers and enumerate?

[Johnson (1975): Finding All the Elementary Circuits of a Directed Graph]

- $O(n^2)$ binaries and $O(n^3)$ constraints...

- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3




$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to

$$\begin{aligned} y_{i,j} + y_{j,k} - y_{i,k} &\leq 1, & 1 \leq i < j < k \leq n \\ -y_{i,j} - y_{j,k} + y_{i,k} &\leq 0, & 1 \leq i < j < k \leq n \\ y_{i,j} &= \{0, 1\}, & 1 \leq i < j \leq n. \end{aligned}$$

$$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$$

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints...
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

$$\min_y \sum_{j=1}^m w_j y_j$$

$$\text{s.t. } \sum_{j=1}^m a_{ij} y_j \geq 1 \quad \text{for each } i = 1, 2, \dots, \ell$$

y_j is binary

- $y_j = 1$: arc j is in the feedback arc set
- $a_{ij} = 1$: arc j participates in cycle i
- ℓ elementary cycles, worst case $\approx O(2^m)$...
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (2022): Comments on "An Exact Method for the Minimum Feedback Arc Set Problem"]

- cross fingers and enumerate?

[Johnson (1975): Finding All the Elementary Circuits of a Directed Graph]

Cycles: excluding via ILP Encodings

Classic encodings: see, e.g., [Baharev, Schichl, Neumaier, and Achterberg (2021): An Exact Method for the Minimum Feedback Arc Set Problem] §3

$$\min_y \sum_{j=1}^n \left(\sum_{k=1}^{j-1} c_{k,j} y_{k,j} + \sum_{\ell=j+1}^n c_{\ell,j} (1 - y_{j,\ell}) \right)$$

subject to

$$\begin{aligned} y_{i,j} + y_{j,k} - y_{i,k} &\leq 1, & 1 \leq i < j < k \leq n \\ -y_{i,j} - y_{j,k} + y_{i,k} &\leq 0, & 1 \leq i < j < k \leq n \\ y_{i,j} &= \{0, 1\}, & 1 \leq i < j \leq n. \end{aligned}$$


$(c_{i,j} = 0 \text{ if } (i,j) \notin E \quad y_{i,j} = 0: i \text{ precedes } j \text{ in ordering})$

$$\min_y \sum_{j=1}^m w_j y_j$$

s.t. $\sum_{j=1}^m a_{ij} y_j \geq 1 \quad \text{for each } i = 1, 2, \dots, \ell$

y_j is binary

- Encode linear ordering as a graph:



- $O(n^2)$ binaries and $O(n^3)$ constraints...
- branch-and-cut:

[Grötschel, Jünger, and Reinelt (1984): A Cutting Plane Algorithm for the Linear Ordering Problem]

- $y_j = 1$: arc j is in the feedback arc set
- $a_{ij} = 1$: arc j participates in cycle i
- ℓ elementary cycles, worst case $\approx O(2^m)$...
- branch-and-cut:


[Grötschel, Jünger, and Reinelt (2022): Comments on "An Exact Method for the Minimum Feedback Arc Set Problem"]

- cross fingers and enumerate?

[Johnson (1975): Finding All the Elementary Circuits of a Directed Graph]

Cycles: --fast-first


```
s1 = f1(s0 when (? % 3), s4 when (? % 3));  
s2 = f2(s1);  
s3 = f3(s2);  
s4 = current(s3, (? % 3));
```




- Every flow has forward concomitance (:f)
- If all equations are scheduled in the same phase, then code generation fails because it cannot break the cycle.

Cycles: --fast-first

```
s1 = f1(s0 when (? % 3), s4 when (? % 3));  
s2 = f2(s1);  
s3 = f3(s2);  
s4 = current(s3, (? % 3));
```



- Every flow has forward concomitance (:f)
- If all equations are scheduled in the same phase, then code generation fails because it cannot break the cycle.



- With --fast-first, the flow between the last two equations, has backward concomitance (:b).
- Even if all equations are scheduled in the same phase, code generation succeeds because there is no cycle.

Plan

Rate-Synchronous Model

The Rosace Example

Flowgraphs and Scheduling

End-to-end Latency

Code Generation

Avoiding Cycles during Sequencing


Scheduling Complications

Multi-threaded Scheduling

Conclusion


Causality, Scheduling, and Semantics

```
c = 0 fby (c + 1);  
vf = current(vs, (4 % 6)) + c;  
vs = vf when (1 % 6) + 5;
```




Causality, Scheduling, and Semantics

```
c = 0 fby (c + 1);  
vf = current(vs, (4 % 6)) + c;  
vs = vf when (1 % 6) + 5;
```




Causal dependencies




Causality, Scheduling, and Semantics

```

c = 0 fby (c + 1);
vf = current(vs, (4 % 6)) + c;
vs = vf when (1 % 6) + 5;
    
```



Causal dependencies




vf	0	1	2	3	10	11	12	13	14	15	28	29	...
c	0	1	2	3	4	5	6	7	8	9	10	11	...
vs	6						18						...


Causality, Scheduling, and Semantics

```

c = 0 fby (c + 1);
vf = current(vs, (4 % 6)) + c;
vs = vf when (1 % 6) + 5;
    
```



Causal dependencies




vf	0	1	2	3	10	11	12	13	14	15	28	29	...
c	0	1	2	3	4	5	6	7	8	9	10	11	...
vs					6						18		...


Causality, Scheduling, and Semantics

```


c = 0 fby (c + 1);
vf = current(vs, (4 % 6)) + c;
vs = vf when (1 % 6) + 5;
    
```



Causal dependencies




Scheduling dependencies




vf	0	1	2	3	10	11	12	13	14	15	28	29	...
c	0	1	2	3	4	5	6	7	8	9	10	11	...
vs					6						18		...

Adding equations to relax constraints/add buffering

Hold slow around fast reads




Hold fast around fast writes





Adding equations to relax constraints/add buffering

Hold slow around fast reads



```
c = 0 fby (c + 1);  
vf = current(vs', (4 % 6)) + c;  
vfs = vf when (1 % 6)  
vs = vfs + 5;  
vs' = vs
```

Hold fast around fast writes




Causality: 1

- Which programs are valid? I.e., which have a semantics?
- Consider causality across the least common multiple of periods.
- Implicit dependencies to past elements on same flow.

Causality: 1

- Which programs are valid? I.e., which have a semantics?
- Consider causality across the least common multiple of periods.
- Implicit dependencies to past elements on same flow.



```
vf = current(vs, (1%2));  
vs = vf when (0%2);
```



Causality: 1

- Which programs are valid? I.e., which have a semantics?
- Consider causality across the least common multiple of periods.
- Implicit dependencies to past elements on same flow.


```
vf = current(vs, (1%2));   vf = current(vs, (1%2));  
vs = vf when (0%2);       vs = vf when (1%2);
```




Causality: 1

- Which programs are valid? I.e., which have a semantics?
- Consider causality across the least common multiple of periods.
- Implicit dependencies to past elements on same flow.


```
vf = current(vs, (1%2));  
vs = vf when (0%2);
```



```
vf = current(vs, (1%2));  
vs = vf when (1%2);
```



```
vf = current(vs, (0%2));  
vs = vf when (1%2);
```




Causality: 2

Causality relations between $x :: \alpha$, $y :: \frac{\alpha}{2}$, and $z :: \frac{\alpha}{4}$.

```
x = current(y, (1 % 2))  
    + current(z, (3 % 4)) + 2;
```

```
y = current(z, (1 % 2)) + 20;
```

```
z = x when (2 % 4) + 200;
```




Causality: 2

Causality relations between $x :: \alpha$, $y :: \frac{\alpha}{2}$, and $z :: \frac{\alpha}{4}$.

```
x = current(y, (1 % 2))
    + current(z, (3 % 4)) + 2;
```

```
y = current(z, (1 % 2)) + 20;
```


```
z = x when (2 % 4) + 200;
```



```
x = current(y, (0 % 2))
    + current(z, (3 % 4)) + 2;
```


```
y = current(z, (1 % 2)) + 20;
```

```
z = x when (2 % 4) + 200;
```




Causality: non-harmonic rates with 'shifting'

```
w = current(z, (2 % 4));  
x = w when (1 % 3);  
y = current(x, (1 % 3));  
z = y when (2 % 4);
```




Causality: non-harmonic rates with 'shifting'

```
w = current(z, (2 % 4));  
x = w when (1 % 3); x  
y = current(x, (1 % 3));  
z = y when (2 % 4);
```



Causality: non-harmonic rates with 'shifting'

```
w = current(z, (2 % 4));  
x = w when (1 % 3); x  
y = current(x, (1 % 3));  
z = y when (2 % 4);
```



Rate-Synchronous Model

The Rosace Example

Flowgraphs and Scheduling

End-to-end Latency

Code Generation

Avoiding Cycles during Sequencing

Scheduling Complications

Multi-threaded Scheduling

Conclusion


Why not?...

1. Generate ILP: equation $\mapsto$ thread & phase
2. Forbid inter-thread communication within a cycle

Multi-threaded code generation: ongoing experiments

Why not?...

1. Generate ILP: equation $\mapsto$ thread & phase
2. Forbid inter-thread communication within a cycle



“42-cm M-Gerät 14 Kurze Marinekanone L/12”


Multi-threaded code generation: ongoing experiments

Why not?...

1. Generate ILP: equation $\mapsto$ thread & phase
2. Forbid inter-thread communication within a cycle

...because

- the number of constraints explodes and the ILP solver may not be able to find a solution
- delayed communications may accumulate and increase end-to-end latency



“42-cm M-Gerät 14 Kurze Marinekanone L/12”

Threads and phases

Source program: $w = e; \quad r = f(w);$

$(t_w \neq t_r) \wedge (p_w = p_r)$: extra synchronization required

thread 1	thread 2
...	...
if (c % 2 == 0) { w = e; sem_post(wok); }	if (c % 2 == 0) { sem_wait(wok); r = f(w); }
...	...

Threads and phases

Source program: $w = e; \quad r = f(w);$

$(t_w \neq t_r) \wedge (p_w = p_r)$: extra synchronization required

thread 1	thread 2
...	...
if (c % 2 == 0) { w = e; sem_post(wok); }	if (c % 2 == 0) { sem_wait(wok); r = f(w); }
...	...

$(p_w \neq p_r)$: no race condition

thread 1	thread 2
...	...
if (c % 2 == 0) { w = e; }	if (c % 2 == 1) { r = f(w); }
...	...

Threads and phases

Source program: $w = e; \quad r = f(w);$

$(t_w \neq t_r) \wedge (p_w = p_r)$: extra synchronization required

thread 1	thread 2
...	...
if (c % 2 == 0) { w = e; sem_post(wok); }	if (c % 2 == 0) { sem_wait(wok); r = f(w); }
...	...

$(p_w \neq p_r)$: no race condition

thread 1	thread 2
...	...
if (c % 2 == 0) { w = e; }	if (c % 2 == 1) { r = f(w); }
...	...

for now, require: $t_w = t_r \vee p_w \neq p_r$ (may not be possible)

Constraints: same thread or different phase

require: $t_w = t_r \vee p_w \neq p_r$

- Try a completely boolean encoding using phase/thread weights?
- `w :: 1/4, r :: 1/12, --nthreads 2`

$$\begin{aligned} \text{th:0:ph:0:w} + \text{th:1:ph:0:r} + \text{th:1:ph:4:r} + \text{th:1:ph:8:r} &\leq 1 \\ \text{th:0:ph:1:w} + \text{th:1:ph:1:r} + \text{th:1:ph:5:r} + \text{th:1:ph:9:r} &\leq 1 \\ \text{th:0:ph:2:w} + \text{th:1:ph:2:r} + \text{th:1:ph:6:r} + \text{th:1:ph:10:r} &\leq 1 \\ &\vdots \\ \text{th:1:ph:0:w} + \text{th:0:ph:0:r} + \text{th:0:ph:4:r} + \text{th:0:ph:8:r} &\leq 1 \\ \text{th:1:ph:1:w} + \text{th:0:ph:1:r} + \text{th:0:ph:5:r} + \text{th:0:ph:9:r} &\leq 1 \\ \text{th:1:ph:2:w} + \text{th:0:ph:2:r} + \text{th:0:ph:6:r} + \text{th:0:ph:10:r} &\leq 1 \end{aligned}$$

- Not very linear...

Resource Constraints

```
resource cpu : int
```

```
node f1(x : int) returns (y : int) requires (cpu = 5);
```

```
node f2(x : int) returns (y : int) requires (cpu = 2);
```

```
node f3(x : int) returns (y : int) requires (cpu = 2);
```

```
node main(s0 : int) returns (s4 : int)
```

```
let
```

```
  s1 = f1(s0 when (0 % 3));
```

```
  s2 = f2(s1);
```

```
  s3 = f3(s2);
```

```
  s4 = current(s3, (2 % 3));
```

```
  resource balance cpu;
```

```
tel
```

Existing encoding: per cycle

```
pw.def0.f1: pw.ph.0.f1 + pw.ph.1.f1 + pw.ph.2.f1 = 1
```

```
pw.def1.f1: -1 p.f1 + 2 pw.ph.2.f1 + pw.ph.1.f1 = 0
```

```
...
```

```
rsum.ph.0.cpu: rsum.ph.0.cpu - 2 pw.ph.0.f3 - 2 pw.ph.0.f2 - 5 pw.ph.0.f1 = 0
```

```
rsum.ph.1.cpu: rsum.ph.1.cpu - 2 pw.ph.1.f3 - 2 pw.ph.1.f2 - 5 pw.ph.1.f1 = 0
```

```
rsum.ph.2.cpu: rsum.ph.2.cpu - 2 pw.ph.2.f3 - 2 pw.ph.2.f2 - 5 pw.ph.2.f1 = 0
```

Resource Constraints

New possibility: per thread per cycle

```
...
tw.def1.thread.0: tw.1.thread.0 - thread.0 = 0
tw.def0.thread.0: tw.0.thread.0 + tw.1.thread.0 = 1
...
pw.def0.f1: pw.th.0.ph.0.f1 + pw.th.0.ph.1.f1 + pw.th.0.ph.2.f1
            + pw.th.1.ph.0.f1 + pw.th.1.ph.1.f1 + pw.th.1.ph.2.f1 = 1
pw.def1.f1: -1 p.f1 + 5 pw.th.1.ph.2.f1 + 4 pw.th.1.ph.1.f1
            + 3 pw.th.1.ph.0.f1 + 2 pw.th.0.ph.2.f1 + pw.th.0.ph.1.f1
            - 3 thread.0 = 0
...
rsum.th.0.ph.0.cpu: rsum.th.0.ph.0.cpu - 2 pw.th.0.ph.0.f3
                   - 2 pw.th.0.ph.0.f2 - 5 pw.th.0.ph.0.f1 = 0
rsum.th.0.ph.1.cpu: rsum.th.0.ph.1.cpu - 2 pw.th.0.ph.1.f3
                   - 2 pw.th.0.ph.1.f2 - 5 pw.th.0.ph.1.f1 = 0
rsum.th.1.ph.0.cpu: rsum.th.1.ph.0.cpu - 2 pw.th.1.ph.0.f3
                   - 2 pw.th.1.ph.0.f2 - 5 pw.th.1.ph.0.f1 = 0
...
```

Preliminary Experiments on largest Airbus case-study


- Oct. 2024: It does not work
 - » cplex: runs for days until out-of-memory
 - » set mip strategy file 3: runs for longer until dying

Preliminary Experiments on largest Airbus case-study

- Oct. 2024: It does not work
 - » cplex: runs for days until out-of-memory
 - » set mip strategy file 3: runs for longer until dying
- Nov. 2024: It works a little bit
 - » Schedule on one thread and generate a *MIP start file*
 - » Scheduling on two cores then starts from a valid solution, which the optimizer can iteratively improve.
 - » Solution after ≈ 35 hours

Preliminary Experiments on largest Airbus case-study

- **Oct. 2024:** It does not work
 - » cplex: runs for days until out-of-memory
 - » set mip strategy file 3: runs for longer until dying
- **Nov. 2024:** It works a little bit
 - » Schedule on one thread and generate a *MIP start file*
 - » Scheduling on two cores then starts from a valid solution, which the optimizer can iteratively improve.
 - » Solution after ≈ 35 hours
- **Mar. 2025:** “Boolean” encoding for same-thread or different-phase
 - » cplex: 2 hours
 - » cp-sat (with L. Sylvestre): 20 minutes
- **Ongoing:** Pure SAT encoding (with L. Sylvestre)
 - » Translate pseudo-boolean constraints following Eén and Sörensson (suggested by K. Claessen and M. Sheeran)
 - » Re-encode end-to-end latency constraints



Graph clustering prior to ILP

- Cluster flowgraph using *metis*¹ from Uni. Minnesota.
- Assign all equations in the same cluster to a single thread.
- Many partitions: not very effective at reducing solve time
- Few partitions: seems to preclude finding a valid schedule
 - » E.g., with four partitions, we can rapidly test all combinations for feasibility: 1100, 0110, 1010
- Cluster in a different way? Feedback from ILP solver?

¹<https://github.com/karypislab/metis>

WiP: Inter-thread communications for fast equations

- Same thread or different phase: only possible if $1/n < 1$.
- Prevents splitting writer/reader pairs when either is on the base clock

WiP: Inter-thread communications for fast equations

- Same thread or different phase: only possible if $1/n < 1$.
- Prevents splitting writer/reader pairs when either is on the base clock
- Current work: add a synchronization barrier

thread 1	thread 2
w0 = e0;	...
...	
sync();	sync();
	r0 = f(w0);
if (c % 2 == 0) { w1 = e1; }	if (c % 2 == 1) { r1 = f(w1); }
...	...

WiP: Inter-thread communications for fast equations

- Same thread or different phase: only possible if $1/n < 1$.
- Prevents splitting writer/reader pairs when either is on the base clock
- Current work: add a synchronization barrier

thread 1	thread 2
<code>w0 = e0;</code>	<code>...</code>
<code>...</code>	
<code>sync();</code>	<code>sync();</code>
	<code>r0 = f(w0);</code>
<code>if (c % 2 == 0) { w1 = e1; }</code>	<code>if (c % 2 == 1) { r1 = f(w1); }</code>
<code>...</code>	<code>...</code>

- Add (yet more) 0-1 variables to indicate before/after barrier.
- Add constraints for “same thread or different phase/side”
- Need to balance resources used before the barrier to minimize waiting.

Rate-Synchronous Model

The Rosace Example

Flowgraphs and Scheduling

End-to-end Latency

Code Generation

Avoiding Cycles during Sequencing

Scheduling Complications

Multi-threaded Scheduling

Conclusion

Conclusion

- Block diagram language with deterministic stream semantics
- Scheduled using constraint solvers (cplex or cp-sat)
 - » Resource constraints and balancing
 - » End-to-end latency constraints
 - » Schedules have differing resource use, but calculate the same input/output function
- Prototype compiler with basic code generation.
- Tested on Airbus example with 5000 nodes (compiles in approx. 45 minutes).

References I

- Baharev, A., H. Schichl, A. Neumaier, and T. Achterberg (Apr. 2021). “[An Exact Method for the Minimum Feedback Arc Set Problem](#)”. In: *ACM J. Experimental Algorithmics* 26.1, article 4.
- Biernacki, D., J.-L. Colaço, G. Hamon, and M. Pouzet (June 2008). “[Clock-directed modular code generation for synchronous data-flow languages](#)”. In: *Proc. 9th ACM SIGPLAN Conf. on Languages, Compilers, and Tools for Embedded Systems (LCTES 2008)*. Tucson, AZ, USA: ACM Press, pp. 121–130.
- Cohen, A., M. Duranton, C. Eisenbeis, C. Pagetti, F. Plateau, and M. Pouzet (Jan. 2006). “[N-Synchronous Kahn networks: a relaxed model of synchrony for real-time systems](#)”. In: *Proc. 33rd ACM SIGPLAN-SIGACT Symp. Principles of Programming Languages (POPL 2006)*. Charleston, SC, USA: ACM Press, pp. 180–193.
- Cohen, A., L. Mandel, F. Plateau, and M. Pouzet (Dec. 2008). “[Abstraction of Clocks in Synchronous Data-flow Systems](#)”. In: *Proc. 6th Asian Symp. Programming Languages and Systems (APLAS 2008)*. Ed. by G. Ramalingam. Vol. 5356. LNCS. Bangalore, India, pp. 237–254.
- Curic, A. (Sept. 2005). “Implementing Lustre Programs on Distributed Platforms with Real-Time Constraints”. PhD thesis. Grenoble, France: Université Joseph Fourier.

References II

- Feiertag, N., K. Richter, J. Nordlander, and J. Jonsson (Nov. 2008). “A Compositional Framework for End-to-End Path Delay Calculation of Automotive Systems under Different Path Semantics”. In: *Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS 2008, co-located with RTSS 2008)*. Barcelona, Spain.
- Forget, J., F. Boniol, D. Lesens, and C. Pagetti (Dec. 2008). “A Multi-Periodic Synchronous Data-Flow Language”. In: *Proc. 11th IEEE High Assurance Systems Engineering Symposium (HASE 2008)*. Nanjing, China, pp. 251–260.
- — (Mar. 2010). “A Real-Time Architecture Design Language for Multi-Rate Embedded Control Systems”. In: *Proc. 25th ACM Symp. Applied Computing (SAC’10)*. Ed. by S. Y. Shin, S. Ossowski, M. Schumacher, M. J. Palakal, and C.-C. Hung. Sierre, Switzerland, pp. 527–534.
- Girault, A., C. Prévot, S. Quinton, R. Henia, and N. Sordon (Nov. 2018). “Improving and Estimating the Precision of Bounds on the Worst-Case Latency of Task Chains”. In: *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems* 37.11, pp. 2578–2589.
- Grötschel, M., M. Jünger, and G. Reinelt (Nov. 1984). “A Cutting Plane Algorithm for the Linear Ordering Problem”. In: *Operations Research* 32.6, pp. 1195–1220.

References III

- Grötschel, M., M. Jünger, and G. Reinelt (July 2022). “Comments on “An Exact Method for the Minimum Feedback Arc Set Problem””. In: *ACM J. Experimental Algorithmics* 27.1, article 3.
- Iooss, G., M. Pouzet, A. Cohen, D. Potop-Butucaru, J. Souyris, V. Bregeon, and P. Baufreton (Mar. 2020). “1-Synchronous Programming of Large Scale, Multi-Periodic Real-Time Applications with Functional Degrees of Freedom”. preprint.
- Johnson, D. B. (Mar. 1975). “Finding All the Elementary Circuits of a Directed Graph”. In: *SIAM J. Computing* 4.1, pp. 77–84.
- Mandel, L., F. Plateau, and M. Pouzet (June 2010). “Lucy-n: a n-Synchronous extension of Lustre”. In: *Proc. 10th Int. Conf. on Mathematics of Program Construction (MPC 2010)*. Ed. by C. Bolduc, J. Desharnais, and B. Ktari. Vol. 6120. LNCS. Québec City, Canada, pp. 288–309.
- Pagetti, C., J. Forget, F. Boniol, M. Cordovilla, and D. Lesens (Sept. 2011). “Multi-task implementation of multi-periodic synchronous programs”. In: *Discrete Event Dynamic Systems* 21.3, pp. 307–338.

References IV

- Pagetti, C., D. Saussié, R. Gratia, E. Noulard, and P. Siron (Apr. 2014). “[The ROSACE Case Study: From Simulink Specification to Multi/Many-Core Execution](#)”. In: *20th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2014)*. Berlin, Germany, pp. 309–318.
- Pouzet, M. (Apr. 2006). *Lucid Synchrone, v. 3. Tutorial and reference manual*. Université Paris-Sud.
- Smarandache, I. M., T. Gautier, and P. Le Guernic (Sept. 1999). “[Validation of Mixed Signal-Alpha Real-Time Systems through Affine Calculus on Clock Synchronisation Constraints](#)”. In: *Proc. World Congress on Formal Methods in the Development of Computing Systems (FM'99)*. Ed. by J. M. Wing, J. Woodcock, and J. Davies. Vol. 1709. LNCS. Toulouse, France, pp. 1364–1383.
- Wyss, R., F. Boniol, J. Forget, and C. Pagetti (Dec. 2012). “[A Synchronous Language with Partial Delay Specification for Real-Time Systems Programming](#)”. In: *Proc. 10th Asian Symp. Programming Languages and Systems (APLAS 2012)*. Ed. by R. Jhala and A. Igarashi. Vol. 7705. LNCS. Kyoto, Japan, pp. 223–238.