

# **Plan**

## **Synchronous Circuit**

- Combinational Circuit
- Sequential Circuit
- Digital Watch

## **Binary Algebra**

- Boolean Algebra
- Binary z- Transform
- 2-adic Numbers

## **Electronic Circuit**

- Transistor
- Silicon Process
- MOS Structures

## **Silicon Arithmetic**

- Counters
- Adders
- Multipliers

## **Universal Machines**

- Microprocessor
- Programmable Logic
- Computable Functions

## **Digital Physics**

- CCD Camera
- Radiation Detector
- Heat Equation






## **Information Theory**

- Shannon's Theory
- Entropy Coding
- Error Coding

## **Audio & Video**

- Digital Audio
- JPEG Compression
- Half Toning





# Switch






Mémoire d'ordinateur, 195\*




# Transistor



# Planar FET






# Digital Transistor





# cMOS Transistor

- \* **Blocked:**  $V_{gd} < V_{th}$        $I_{sd} = 0$
- \* **Resistive:**  $V_{gd} - V_{th} > V_{sd}$        $I_{sd} = c_n (V_{gd} - V_{th})^2$
- \* **Saturated:**  $V_{gd} - V_{th} < V_{sd}$        $I_{sd} = c_n (V_{gd} - V_{th})^2 / 2$





# Invert




# Multiplex



Multiplexeur




# cMOS MUX





# cMOS XOR



# cMOS LUT2




# Custom Full Adder







# Digital Time & Register







$$clk(t) = \sum_{n \in \mathbb{N}} \delta(t - n)$$




# Masks




# MOS Process





# Silicon Foundry







# *Floor Plan*







# Delays: RC Model





# Power





# Clock



# Fast Counter




# Shrink Laws




## Gains


- Size
- Speed
- Power
- Reliability
- Cost




# Shrink




# Chip History




# Moore's Laws




# Memories



# Processors






Aluminum  
conductors  
(5 levels)

Oxide  
dielectric

Tungsten  
Plugs

The device

0.1 μm




Copper  
conductors  
(8 levels)

Low-K  
dielectric



Copper  
Plugs

The device

# Internet



# **cMOS End Point**





## **Limits**


- Physics
- Technology
- Economics

**2015?**


# Memory



# $2^N$ ways MUX





$$|mux(2^N)| = N2^N$$





$$|mux(2^N)| = \max \left\{ (2^N - 1) |mux|, N2^N |wire| \right\}$$

# Bus




# $2^N$ ways deMUX

$$|demux(2^N)| = N2^N$$




# ROM




$$\begin{aligned}
 |ROM(2^{2N})| &= (N + 2^N)^2 \\
 &= 2^{2N} + N2^{N+1} + N^2
 \end{aligned}$$


# **ROM: Full Adder**



# Dual Port Memory




# Single Port Memory



# sRAM

6 transistors/bit

5 transistors/bit



# **dRAM**

1 transistor/bit

1/2 transistor/bit

