

Semantics, languages and algorithms for multicore programming

Albert Cohen



Luc Maranget



Francesco Zappa Nardelli



Concurrency, in theory

Example: 2-way Buffers

Buf_{bc} == 1-place 2-way buffer: $Buf_{ab}[c_{+}/b_{+},c_{-}/b_{-},b_{-}/a_{+}]$ $Buf_{ab} = a_{+}.\overline{b}_{-}.Buf_{ab} + b_{+}.\overline{a}_{-}.Buf_{ab}$ (Obs: Simultaneous substitution!) $Sys = (Buf_{ab} | Buf_{bc}) \setminus \{b_{+}, b_{-}\}$ Flow graph: Intention: a. b C а. b а b. а LTS: b..Buf_{ab} b What went wrong? а $\mathsf{Buf}_{\mathsf{ab}}$ (in USA a_Buf_{ab} a


Concurrency, in theory

	Example: 2-way Buffers	
1-place	Concurrency theory is fundamental	
Buf _{ab} ==		
Flow gr	Any of the concepts and techniques developed in 25 years of study of concurrency theory are fundamental.	
	You will reuse them in your daily research.	
LTS:	Just some examples:	
Buf_{ab}	• labelled transition systems;	
	 simulation and bisimulation; 	
	 contextual equivalences. 	

excerpt from Linux spinlock.c

```
void <u>lockfunc</u> ##op##_lock(locktype##_t *<u>lock</u>)
 Ł
          for (;;) {
                   preempt disable();
                   if (likely( raw ##op## trylock(lock)))
                             break;
                   preempt enable();
                   if (!(lock)->break_lock)
                             (lock)->break lock = 1;
                   while (!<u>op</u>## can lock(<u>lock</u>) && (<u>lock</u>)->break lock)
                             raw ##op## relax(&lock->raw_lock);
          }
                                                /**
          (lock)->break lock = 0;
                                                 * LazyInitRace
 }
                                                 * Race condition in lazy initialization
excerpt from Linux spinlock.c
                                                 * @author Brian Goetz and Tim Peierls
                                                 */
                                                @NotThreadSafe
                                               public class LazyInitRace {
                                                    private ExpensiveObject instance = null;
                                                    public ExpensiveObject getInstance() {
                                                        if (instance == null)
                                                            instance = new ExpensiveObject();
                                                        return instance;
                                                    }
       excerpt from
                                                }
       www.javaconcurrencyinpractice.com
                                               class ExpensiveObject { }
```

```
ResourceResponse response;
unsigned long identifier = std::numeric limits<unsigned long>::max();
if (document->frame())
    identifier = document->frame()->loader()->loadResourceSynchronously(request, storedCredentials, error, response, data)
// No exception for file:/// resources, see <rdar://problem/4962298>.
// Also, if we have an HTTP response, then it wasn't a network error in fact.
if ([error.isNull() && [request.url().isLocalFile() && response.httpStatusCode() <= 0) {
    client.didFail(error);
    return;
3
// FIXME: This check along with the one in willSendRequest is specific to xhr and
// should be made more generic.
if (sameOriginRequest && !document->securityOrigin()->canRequest(response.url())) {
    client.didFailRedirectCheck();
    return;
}
client.didReceiveResponse(response);
const char* bytes = static cast<const char*>(data.data());
int len = static_cast<int>(data.size());
                                                                             excerpt from WebKit
client.didReceiveData(bytes, len);
client.didFinishLoading(identifier);
                                                             recurn instance;
                                                         }
          excerpt from
                                                     }
          www.javaconcurrencyinpractice.com
                                                     class ExpensiveObject { }
```



A program is composed by *threads* that communicate by writing and reading in a *shared memory.* No assumptions about the relative speed of the threads.

In this example we will use a *mild variant* of the *C programming language*:

- local variables: x, y, ... (allocated on the stack, local to each thread)
- global variables: Top, H, ... (allocated on the heap, shared between threads)
- data structures: arrays H[i], records n = t->tl, ...
- an atomic *compare-and-swap* operation (e.g. CMPXCHG on x86):

```
bool CAS (value_t *addr, value_t exp, value_t new) {
   atomic {
     if (*addr == exp) then { *addr = new; return true; }
     else return false;
   }}
```


A stack

We implement a stack using a list living in the heap:


• each entry of the stack is a record of two fields:

typedef struct entry { value hd; entry *tl } entry


• the top of the stack is pointed by Top.



A sequential stack: demo




A sequential stack: pop()





A sequential stack: pop()


```
pop ( ) {
   t = Top;
   if (t != nil)
      Top = t->tl;
   return t;
}
```





A sequential stack: pop()













```
pop ( ) {
   t = Top;
   if (t != nil)
      Top = t->tl;
   return t;
}
```

```
push (b) {
    b->tl = Top;
    Top = b;
    return true;
}
```




```
pop ( ) {
    t = Top;
    if (t != nil)
        Top = t->tl;
    return t;
}
```

push (b) {
 b->tl = Top;
 Top = b;
 return true;
}




```
pop ( ) {
   t = Top;
   if (t != nil)
      Top = t->tl;
   return t;
}
```

push (b) {
 b->tl = Top;
 Top = b;
 return true;
}



```
pop ( ) {
   t = Top;
   if (t != nil)
      Top = t->tl;
   return t;
}
```

push (b) {
 b->tl = Top;
 Top = b;
 return true;
}




```
pop ( ) {
   t = Top;
   if (t != nil)
      Top = t->tl;
   return t;
}
```

push (b) {
 b->tl = Top;
 Top = b;
 return true;
}

Imagine that two threads invoke pop() concurrently...

...the two threads might pop the same entry!




```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```

```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```


```
push (b) \{
pop () {
                                                 while (true) {
  while (true) {
                                                   t = Top;
    t = Top;
                                                   b \rightarrow tl = t;
    if (t == nil) break;
                                                   if CAS(&Top,t,b) break;
    n = t \rightarrow tl;
                                                 }
    if CAS(&Top,t,n) break;
                                                 return true;
  }
                                               }
  return t;
}
```

Two concurrent pop() now work fine...




```
push (b) \{
pop () {
                                                 while (true) {
  while (true) {
                                                   t = Top;
    t = Top;
                                                   b \rightarrow tl = t;
    if (t == nil) break;
                                                   if CAS(&Top,t,b) break;
    n = t \rightarrow tl;
                                                 }
    if CAS(&Top,t,n) break;
                                                 return true;
  }
                                               }
  return t;
}
```

Two concurrent pop() now work fine...



```
push (b) \{
pop () {
                                                 while (true) {
  while (true) {
                                                   t = Top;
    t = Top;
                                                   b \rightarrow tl = t;
    if (t == nil) break;
                                                   if CAS(&Top,t,b) break;
    n = t \rightarrow tl;
                                                 }
    if CAS(&Top,t,n) break;
                                                 return true;
  }
                                               }
  return t;
}
```


Two concurrent pop() now work fine...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```

```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```


Th 1 starts popping...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```


```
push (b) {
   while (true) {
     t = Top;
     b->tl = t;
     if CAS(&Top,t,b) break;
   }
   return true;
}
```

Th 1 starts popping...




```
push (b) {
pop () {
                                                while (true) {
  while (true) {
                                                   t = Top;
    t = Top;
                                                   b \rightarrow tl = t;
    if (t == nil) break;
                                                   if CAS(&Top,t,b) break;
    n = t \rightarrow tl;
                                                }
    if CAS(&Top,t,n) break;
  }
                                                return true;
                                              }
  return t;
}
```

Th 2 pops...



```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```


Th 2 pops again...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```


```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```

Th 2 pushes a new node...



```
push (b) {
pop () {
                                                 while (true) {
  while (true) {
                                                   t = Top;
    t = Top;
                                                   b \rightarrow tl = t;
    if (t == nil) break;
                                                   if CAS(&Top,t,b) break;
    n = t \rightarrow tl;
                                                 }
    if CAS(&Top,t,n) break;
  }
                                                 return true;
                                              }
  return t;
}
```


Th 2 pushes the old head of the stack...



```
pop ( ) {
    while (true) {
        t = Top;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    return t;
}
```

```
push (b) {
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```

Th 1 corrupts the stack...



The hazard pointers methodology

Michael adds to the previous algorithm a global array H of hazard pointers:

- thread i alone is allowed to write to element H[i] of the array;
- any thread can read any entry of H.

The algorithm is then modified:

- before popping a cell, a thread puts its address into its own element of H. This entry is cleared only if CAS succeeds or the stack is empty;
- before pushing a cell, a thread checks to see whether it is pointed to from any element of H. If it is, push is delayed.

Michael's algorithm, simplified

```
pop ( ) {
    while (true) {
        atomic { t = Top;
            H[tid] = t; };
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    H[tid] = nil;
    return t;
}
```

```
push (b) {
  for (n = 0; n < no_threads, n++)
    if (H[n] == b) return false;
  while (true) {
    t = Top;
    b->tl = t;
    if CAS(&Top,t,b) break;
  }
  return true;
}
```

Michael's algorithm, simplified

```
pop ( ) {
    while (true) {
        atomic { t = Top;
            H[tid] = t; };
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    H[tid] = nil;
    return t;
}
```

Th 2 cannot push the old

hazard pointer on it...

head, because Th 1 has an

```
push (b) \{
      for (n = 0; n < no_{threads}, n++)
         if (H[n] == b) return false;
      while (true) {
         t = Top;
         b \rightarrow tl = t;
         if CAS(&Top,t,b) break;
       }
      return true;
    }
     Top
H[1]
1:
             1: n
```

lec1 - 24 January 2019

2:


Key properties of Michael's simplified algorithm

- A node can be added to the hazard array only if it is reachable through the stack;
- a node that has been popped is not reachable through the stack;
- a node that is unreachable in the stack and that is in the hazard array cannot be added to the stack;
- while a node is reachable and in the hazard array, it has a constant tail.

These are a good example of the properties we might want to state and prove about a concurrent algorithm.

```
push (b) \{
pop () {
                                         for (n = 0; n < no_{threads}, n++)
  while (true) {
                                           if (H[n] == b) return false;
    t = Top;
                                         while (true) {
    H[tid] = t;
                                           t = Top;
    if (t == nil) break;
                                           b \rightarrow tl = t;
    n = t \rightarrow tl;
                                           if CAS(&Top,t,b) break;
    if CAS(&Top,t,n) break;
                                         }
  }
  H[tid] = nil;
                                         return true;
                                       }
  return t;
}
                              Тор
```


Th 1 copies Top...



```
pop ( ) {
    while (true) {
        t = Top;
        H[tid] = t;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    H[tid] = nil;
    return t;
}
```

```
push (b) {
  for (n = 0; n < no_threads, n++)
    if (H[n] == b) return false;
  while (true) {
    t = Top;
    b->tl = t;
    if CAS(&Top,t,b) break;
  }
  return true;
}
```


Th 2 pops twice, and pushes a new node...



```
pop ( ) {
    while (true) {
        t = Top;
        H[tid] = t;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    H[tid] = nil;
    return t;
}
```

```
push (b) {
    for (n = 0; n < no_threads, n++)
        if (H[n] == b) return false;
    while (true) {
        t = Top;
        b->tl = t;
        if CAS(&Top,t,b) break;
    }
    return true;
}
```


Th 2 starts pushing the old head, and is halfway in the for loop...



```
pop ( ) {
    while (true) {
        t = Top;
        H[tid] = t;
        if (t == nil) break;
        n = t->tl;
        if CAS(&Top,t,n) break;
    }
    H[tid] = nil;
    return t;
}
```

```
push (b) {
  for (n = 0; n < no_threads, n++)
    if (H[n] == b) return false;
  while (true) {
    t = Top;
    b->tl = t;
    if CAS(&Top,t,b) break;
  }
  return true;
}
```

Th 1 sets its hazard pointer... but Th 2 might not see the hazard pointer of Th 1!




Michael shared stack

```
push (b) {
pop () {
                                        for (n = 0; n < no_{threads}, n++)
  while (true) {
                                          if (H[n] == b) return false;
    t = Top;
                                        while (true) {
    if (t == nil) break;
                                          t = Top;
    H[tid] = t;
                                          b \rightarrow tl = t;
    if (t != Top) break;
                                          if CAS(&Top,t,b) break;
    n = t \rightarrow tl;
                                        }
    if CAS(&Top,t,n) break;
                                        return true;
  }
                                      }
  H[tid] = nil;
  return t;
}
        Trust me: if we validate t against the
        Top pointer before reading t->t1, we
        get a correct algorithm.
```


Reaction 1.

That algorithm is insane... I will never use it in my everyday programming.


Reaction 1.




Reaction 1.




Reaction 2.




Reaction 2.



Reaction 3.







Part 1. Shared memory: an elusive abstraction


http://www.di.ens.fr/~zappa/projects/weakmemory

Based on work done by or with

Peter Sewell, Jaroslav Ševčík, Susmit Sarkar, Tom Ridge, Scott Owens, Viktor Vafeiadis, Magnus O. Myreen, Kayvan Memarian, Luc Maranget, Pankaj Pawan, Thomas Braibant, Mark Batty, Jade Alglave.

The golden age, 1945 - 1972


Memory = Array of Values




Multiprocessors had a *sequentially consistent* shared memory:

...the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program...

Lamport, 1979.







Properties


- no thread local reordering
- each write becomes visible to all threads at the same time

...the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program...

Lamport, 1979.







Consider the following x86 assembler code.

Initial shared memory values: [x]=0 [y]=0


Per-processor registers: EAX EBX

Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX \leftarrow [y]	MOV EBX ← [x]

Consider the following x86 assembler code.

Initial shared memory values: [x]=0 [y]=0


Per-processor registers: EAX EBX



Consider the following x86 assembler code:

Initial shared memory values: [x]=0 [y]=0


Per-processor registers: EAX EBX



Consider the following x86 assembler code:

Initial shared memory values: [x]=0 [y]=0


Per-processor registers: EAX EBX



Consider the following x86 assembler code:

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX



Consider the following x86 assembler code:

Initial shared memory values: [x]=0 [y]=0

Per-processor registers: EAX EBX

Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX ← [y]	MOV EBX ← [x]

Consider the following x86 assembler code:

Initial shared memory values: [x]=0 [y]=0


Per-processor registers: EAX EBX


Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX ← [y]	MOV EBX ← [x]

Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX \leftarrow [y]	MOV EBX ← [x]

In an ideal world, the possible outcomes would be:

- EAX : 1, EBX : 1
- EAX : 0, EBX : 1
- EAX : 1, EAX : 0





According to most programmers

Multiprocessors are *sequentially consistent*: accesses by multiple threads to a shared memory occur in a global-time linear order.

Multiprocessors (and compilers) incorporate many


performance optimisations

(local store buffers, shadowing register files, hierarchies of caches, ...) These are:

- unobservable by single-threaded programs;
- sometimes observable by concurrent code.



According to most programmers



Not new



Multiprocessors since 1964 (Univac 1108A)

Relaxed Memory since 1972 (IBM System 370/158MP)

Eclipsed for a long time (except in high-end) by advances in performance:

- transistor counts (continuing)
- clock speed (hit power dissipation limit)
- ILP (hit smartness limit?)

Mass-market multiprocessing, since 2005.

Programming multiprocessors no longer just for specialists.




But it's hard!

- 1. Real memory models are subtle
- 2. Real memory models differ between architectures
- 3. Real memory models differ between languages


Almost none of the last 40 years' work on verification of concurrent code deals with relaxed memory (new trend in the last few years).

Much of the research on relaxed models does not address real processors and languages (new trend in the last few years).

But it's hard!



Hardware models



Architectures

Hardware manufacturers document architectures:

loose specifications

covering a wide range of past and future processor implementations.

Architectures should:

- reveal enough for effective programming;
- without **unduly constraining** future processor design.

Examples: Intel 64 and IA-32 Architectures SDM, AMD64 Architecture Programmer's Manual, Power ISA specification, ARM Architecture Reference Manual, ...





Architectures described by informal prose:

In a multiprocessor system, maintenance of cache consistency may, in rare circumstances, require intervention by system software.

(Intel SDM, november 2006, vol3a, 10-5)

As we shall see, such descriptions are:

1) vague; 2) incomplete; 3) unsound.

Fundamental problem: prose specifications cannot be used to test programs or to test processor implementations.

Intel 64/IA32 and AMD64 - before Aug. 2007

Era of Vagueness

A model called Processor Ordering, informal prose.

Example: Linux kernel mailing list, 20 nov. - 7 déc. 1999 (143 posts).A one-instruction programming question, a microarchitecural debate!*Keywords*: speculation, ordering, causality, retire, cache...

1. spin unlock() Optimization On Intel

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin_unlock optimization(i386)" Topics: BSD: FreeBSD, SMP

People: Linus Torvalds Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo Molnar

Manfred Spraul thought he'd found a way to shave spin_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you have to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally delay a read that happened inside the critical region (maybe it missed a cache line), and get a stale value for any of the reads that _should_ have been serialized by the spinlock.

spin_unlock();

spin_lock();

a = 1: /* cache miss satisfied, the "a" line is bouncing back and forth */

b gets the value 1

a = 0:

and it returns "1", which is wrong for any working spinlock.

Unlikely? Yes, definitely. Something we are willing to live with as a potential bug in any real kernel? Definitely not.

Manfred objected that according to the Pentium Processor Family Developers Manual, Vol3, Chapter 19.2 Memory Access Ordering, "to optimize performance, the Pentium processor allows memory reads to be reordered ahead of buffered writes in most situations. Internally, CPU reads (cache hits) can be reordered around buffered writes. Memory reordering does not occur at the pins, reads (cache miss) and writes appear in-order." He concluded from this that the second CPU would never see the spin_unlock() before the "b=a" line. Linus agreed that on a Pentium, Manfred was right. However, he quoted in turn from the Pentium Pro manual, "The only enhancement in the PentiumPro processor is the added support for speculative reads and store-buffer forwarding." He explained:

A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. So on a Pentium you'll never see the problem.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the spinlock will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

I might be proven wrong, but I don't think I am.

Note that another thing is that yes, "btcl" may be the worst possible thing to use for this, and you might test whether a simpler "xor+xchgl" might be better - it's still serializing because it is locked, but it should be the normal 12 cycles that Intel always seems to waste on serializing instructions rather than 22 cycles.

Elsewhere, he gave a potential (though unlikely) exploit:

As a completely made-up example (which will probably never show the problem in real life, but is instructive as an example), imaging running the following test in a loop on multiple CPU's:

int test locking(void){

static int a; /* protected by spinlock */ int h:

But a Pentium is also very uninteresting from a SMP standpoint these days. It's just too weak with too little per-CPU cache etc..

This is why the PPro has the MTRR's - exactly to let the core do speculation (a Pentium doesn't need MTRR's, as it won't re-order anything external to the CPU anyway, and in fact won't even re-order things internally).

Jeff V. Merkey added:

What Linus says here is correct for PPro and above. Using a mov instruction to unlock does work fine on a 486 or Pentium SMP system, but as of the PPro, this was no longer the case, though the window is so infintesimally small, most kernels don't hit it (Netware 4/5 uses this method but it's spinlocks understand this and the code is writtne to handle it. The most obvious aberrant behavior was that cache inconsistencies would occur randomly. PPro uses lock to signal that the piplines are no longer invalid and the buffers should be blown out.

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.

Erich Boleyn, an Architect in an IA32 development group at Intel, also replied to Linus, pointing out a possible misconception in his proposed exploit. Regarding the code Linus posted, Erich replied:

It will always return 0. You don't need "spin_unlock()" to be serializing.

The only thing you need is to make sure there is a store in "spin_unlock()". and that is kind of true by the fact that you're changing something to be observable on other processors.

spin lock() a = 1;mb(); a = 0; mb(); b = a;spin unlock(); return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

And yes, the above CAN return 1 with the proposed optimization. I doubt you can make it do so in real life, but hey, add another access to another variable in the same cache line that is accessed through another spinlock (to get cacheline ping-pong and timing effects), and I suspect you can make it happen even with a simple example like the above.

The reason it can return 1 quite legally is that your new "spin_unlock()" isnot serializing any more, so there is very little effective ordering between the two actions

b = a;spin unlock();

as they access completely different data (ie no data dependencies in sight). So what you could end up doing is equivalent to

CPU#1 **CPU#2** b = a; /* cache miss, we'll delay this.. */

The reason for this is that stores can only possibly be observed when all prior instructions have retired (i.e. the store is not sent outside of the processor until it is committed state, and the earlier instructions are already committed by that time), so the any loads, stores, etc absolutely have to have completed first, cache-miss or not.

He went on:

Since the instructions for the store in the spin_unlock have to have been externally observed for spin lock to be aquired (presuming a correctly functioning spinlock, of course), then the earlier instructions to set "b" to the value of "a" have to have completed first.

In general, IA32 is Processor Ordered for cacheable accesses. Speculation doesn't affect this. Also, stores are not observed speculatively on other processors.

There was a long clarification discussion, resulting in a complete turnaround by Linus:

Everybody has convinced me that yes, the Intel ordering rules _are_ strong enough that all of this really is legal, and that's what I wanted. I've gotten sane explanations for why serialization (as opposed to just the simple locked access) is required for the lock() side but not the unlock() side, and that lack of symmetry was what bothered me the most.

Oliver made a strong case that the lack of symmetry can be adequately explained by just simply the lack of symmetry wrt speculation of reads vs writes. I feel comfortable again.

Thanks, guys, we'll be that much faster due to this..

1. spin unlock() Optimization On Intel

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin_unlock optimization(i386)" Topics: BSD: FreeBSD, SMP People: Linus Torvalds Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Molnar

Manfred Spraul thought he'd found a way to shave spin_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you have to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally delay a read that happened inside the critical region (maybe it missed a cache line), and get a stale value for any of the reads that _should_ have been serialized by the spinlock.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the spinlock will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

I might be proven wrong, but I don't think I am.

Note that another thing is that yes, "btcl" may be the worst possible thing to use for this, and you might test whether a simpler "xor+xchgl" might be better - it's still serializing because it is locked, but it should be the normal 12 cycles that Intel always seems to waste on serializing instructions rather than 22 cycles.

Elsewhere, he gave a potential (though unlikely) exploit:

As a completely made-up example (which will probably never show the problem in real life, but is instructive as an example), imaging running the following test in a loop on multiple CPU's:

int test locking(void){

static int a; /* protected by spinlock */ int by

spin lock() a = 1;mb(); a = 0; mb(); b = a;spin unlock(); return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

And yes, the above CAN return 1 with the proposed optimization. I doubt you can make it do so in real life, but hey, add another access to another variable in the same cache line that is accessed through another spinlock (to get cacheline ping-pong and timing effects), and I suspect you can make it happen even with a simple example like the above.

The reason it can return 1 quite legally is that your new "spin_unlock()" isnot serializing any more, so there is very little effective ordering between the two actions

b = a;spin unlock();

as they access completely different data (ie no data dependencies in sight). So what you could end up doing is equivalent to

CPU#1 CPU#2 b = a; /* cache miss, we'll delay this.. */

spin_unlock();

spin_lock();

a = 1: /* cache miss satisfied, the "a" line is boun

b gets the value 1



A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. So on a Pentium you'll never see the problem.

We can shave spin_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain.

> kernels don't hit it (Netware 4/5 uses this method but it's spinlocks understand this and the code is writtne to handle it. The most obvious aberrant behavior was that cache inconsistencies would occur randomly. PPro uses lock to signal that the piplines are no longer invalid and the buffers should be blown out.

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.

Erich Boleyn, an Architect in an IA32 development group at Intel, also replied to Linus, pointing out a possible misconception in his proposed exploit. Regarding the code Linus posted, Erich replied:

It will always return 0. You don't need "spin_unlock()" to be serializing.

The only thing you need is to make sure there is a store in "spin_unlock()". and that is kind of true by the fact that you're changing something to be observable on other processors.

The reason for this is that stores can only possibly be observed when all prior instructions have retired (i.e. the store is not sent outside of the processor until it is committed state, and the earlier instructions are already committed by that time), so the any loads, stores, etc absolutely have to have completed first, cache-miss or not.

He went on:

Since the instructions for the store in the spin_unlock have to have been externally observed for spin lock to be aquired (presuming a correctly functioning spinlock, of course), then the earlier instructions to set "b" to the value of "a" have to have completed first.

In general, IA32 is Processor Ordered for cacheable accesses. Speculation doesn't affect this. Also, stores are not observed speculatively on other processors.

There was a long clarification discussion, resulting in a complete turnaround by Linus:

Everybody has convinced me that yes, the Intel ordering rules _are_ strong enough that all of this really is legal, and that's what I wanted. I've gotten sane explanations for why serialization (as opposed to just the simple locked access) is required for the lock() side but not the unlock() side, and that lack of symmetry was what bothered me the most.

Oliver made a strong case that the lack of symmetry can be adequately explained by just simply the lack of symmetry wrt speculation of reads vs writes. I feel comfortable again.

Thanks, guys, we'll be that much faster due to this..

1. spin_unlock() Optimization On Intel

20Nov1999-7Dec1999 (143 posts) Archive Link: "spin_unlock optimization(i386)" Topics: BSD: FreeBSD, SMP People: Linus Torvalds Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

Molnar

Manfred Spraul thought he'd found a way to shave spin_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you have to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally delay a read that happened inside the critical region (maybe it missed a cache line), and get a stale value for any of the reads that _should_ have been serialized by the spinlock.

We can sh

about 22 ti

spin_unlock();

spin_lock();

a = 1: /* cache miss satisfied, the "a" line is boun

b gets the value 1



for speculative reads and store-buffer forwarding." He expl

A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. So on a Pentium you'll never see the problem.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the spinlock will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

I might be proven wrong, but I don't think I am.

Note that another thing is that yes, "btcl" may be the worst possible thing to use for this, and you might test whether a simpler "xor+xchgl" might be better - it's still serializing because it is locked, but it should be the normal 12 cycles that Intel always seems to waste on serializing instructions rather than 22 cycles.

Elsewhere, he gave a potential (though unlikely) exploit:

As a completely made-up example (which will probably never show the problem in real life, but is instructive as an example), imaging running th

spin lock() a = 1;mb(); a = 0; mb(); b = a;spin unlock(); return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

And yes, the above CAN return 1 with the proposed optimization. I doubt you can make it do so in real life, but hey, add another access to another variable in the same cache line that is accessed through another spinlock (to get cacheline ping-pong and timing effects), and I suspect you can make it happen even with a simple example like the above.

The reason it can return 1 quite legally is that your new "spin_unlock()" isnot serializing any more, so there is very little effective ordering between the two actions

b = a;spin unlock();

as they access completely different data (ie no data dependencies in sight). So d up doing is equivalent to

4% speed-up in a benchmark test, making the optimization very valuable. The same optimization cropped up in the FreeBSD mailing list.

asm code, to I tick for a simple "movi \$0,%0" instruction, a huge gain.

kernels don't hit it (Netware 4/5 uses this method but it's spinlocks understand this and the code is writtne to handle it. The most obvious aberrant behavior was that cache inconsistencies would occur randomly. PPro uses lock to signal that the piplines are no longer invalid and the buffers should be blown out.

I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.


Erich Boleyn, an Architect in an IA32 development group at Intel, also replied to Linus, pointing out a possible misconception in his proposed exploit. Regarding the code Linus posted, Erich replied:

It will always return 0. You don't need "spin_unlock()" to be serializing.

The only thing you need is to make sure there is a store in "spin_unlock()". and that is kind of true by the fact that you're changing something to be observable on other processors.

we'll delay this.. */

is that stores can only possibly be observed when all prior etired (i.e. the store is not sent outside of the processor tate, and the earlier instructions are already committed



1. spin_unlock() Optimization On Intel

20Nov1999-7Dec1999 (143 posts) Archive Link: "<u>spin unlock optimization(i386)</u>" Topics: <u>BSD: FreeBSD, SMP</u> People: Linus Torvalds, Jeff V. Merkey, Erich Bolevn, Manfred Spraul, Peter Samuelson, Ingo

People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo Molnar

Manfred Spraul thought he'd found a way to shave spin_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you _have_ to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can leadly delay a read that happened inside the critical stale value for any of the re spinlock.



spin_lock();

a = 1; /* cache miss satisfied, the

b gets the value 1

a = 0; and it re Unlikely bug in a Manfred Manual, the Penti writes in around b (cache n CPU wo a Pentiun manual,

manual, for speculative reads and ste

A Pentium is a in-order ma wrt reads etc. So on a Pentium you n he Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the _spinlock_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

spin_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

It does NOT WORK! Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

g the optimization very valuable. ame optimization cropped up in the FreeBSD mailing list.

CK for a simple "movi iction, a huge gain.

n't hit it (Netware 4/5 uses this method but it's spinlocks d this and the code is writtne to handle it. The most obvious behavior was that cache inconsistencies would occur randomly. lock to signal that the piplines are no longer invalid and the buffers blown out.

n the behavior Linus describes on a hardware analyzer, BUT § SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD st still be on older Pentium hardware and that's why they don't can bite in some cases.

yn, an Architect in an IA32 development group at Intel, also replied to ting out a possible misconception in his proposed exploit. Regarding inus posted, Erich replied:

ays return 0. You don't need "spin_unlock()" to be serializing.


hing you need is to make sure there is a store in "spin_unlock()", s kind of true by the fact that you're changing something to be observable on other processors. I'm 1 with the proposed optimization. I doubt you but hey, add another access to another variable accessed through another spinlock (to get cacheects), and I suspect you can make it happen even e above.

ite legally is that your new "spin_unlock()" isnot is very little effective ordering between the two

erent data (ie no data dependencies in sight). So is equivalent to

ay this.. */

is that stores can only possibly be observed when all prior etired (i.e. the store is not sent outside of the processor d state, and the earlier instructions are already committed



1. spin_unlock() Optimization On Intel

20Nov1999-7Dec1999 (143 posts) Archive Link: "<u>spin_unlock optimization(i386)</u>" Topics: <u>BSD: FreeBSD, SMP</u> People: <u>Linus Torvalds Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Inge</u> Molnar

Manfred Spraul thought he'd found a way to shave spin_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being issued in-order (although all the Intel CPU books warn you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you _have_ to have a serializing instruction in sure that the processor doesn't re-order things around the unlo

For example, with a simple write the CPU can legally delay a happened inside the critical stale value for any of the re spinlock.

spin_unlock();

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the _spinlock_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

spin_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

> urn 1 with the proposed optimization. I doubt you but hey, add another access to another variable accessed through another spinlock (to get cacheects), and I suspect you can make it happen even e above.

ite legally is that your new "spin_unlock()" isnot is very little effective ordering between the two

According to the *Pentium Processor Family Developers Manual, Vol3, Chapter 19.2 Memory Access Ordering*, "to optimize performance, the Pentium processor allows memory reads to be reordered ahead of buffered writes in most situations. Internally, CPU reads (cache hits) can be reordered around buffered writes. Memory reordering does not occur at the pins, reads (cache miss) and writes appear in-order."

It does NOT WORK!

n't hit it (Netware 4/5 uses this method but it's spinlocks d this and the code is writtne to handle it. The most obvious behavior was that cache inconsistencies would occur randomly. lock to signal that the piplines are no longer invalid and the buffers blown out.


n the behavior Linus describes on a hardware analyzer, BUT i SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD st still be on older Pentium hardware and that's why they don't can bite in some cases.

yn, an Architect in an IA32 development group at Intel, also replied to tting out a possible misconception in his proposed exploit. Regarding inus posted, Erich replied:

ays return 0. You don't need "spin_unlock()" to be serializing.

Ouest-France

hing you need is to make sure there is a store in "spin_unlock()", s kind of true by the fact that you're changing something to be observable on other processors.



a a L b N A tl v a ((C a n... €

for speculative reads and stor A Pentium is a in-order ma

wrt reads etc. So on a Pentium you n hever see me pr

1. spin_unlock() Optimization On Intel 20Nov1999-7Dec1999 (143 posts) Archive Link: "spin_unlock optimization(i386) Topics: BSD: FreeBSD, SMP

People: Linus Torvalds.Jeff V. Merkey,Erich Boleyn,Manfred Spraul,Peter Samuelson,Ingo Molnar

Manfred Spraul thought he'd found a way to shave spin_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being warn you NOT to assume case in the long run).

The issue is that you _hav sure that the processor do

For example, with a simple happened inside the critic stale value for any of the spinlock.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the _spinlock_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

the window is probably very very small, and you have to be unlucky to hit it. Faster CPU's, different compilers, whatever.

It does NOT WORK!

spin_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into "b" and return it. So if we EVER returned anything else, the spinlock would obviously be completely broken, wouldn't you say?

sor Family Developers

bry Accors Ordering "to

urn 1 with the proposed optimization. I doubt you but hey, add another access to another variable accessed through another spinlock (to get cacheects), and I suspect you can make it happen even e above.

ite legally is that your new "spin_unlock()" isnot is very little effective ordering between the two

From the Pentium Pro manual, "The only enhancement in the PentiumPro processor is the added support for speculative reads and store-buffer forwarding."

Ouest-France



around buffered writes. Memory re the pins, reads (cache miss) and



wrt reads etc. So on a Pentic

on't hit it (Netware 4/5 uses this method but it's spinlocks d this and the code is writtne to handle it. The most obvious behavior was that cache inconsistencies would occur randomly. lock to signal that the piplines are no longer invalid and the buffers blown out.

n the behavior Linus describes on a hardware analyzer, BUT § SYSTEMS THAT WERE PPRO AND ABOVE. I guess the BSD st still be on older Pentium hardware and that's why they don't can bite in some cases.

yn, an Architect in an IA32 development group at Intel, also replied to ting out a possible misconception in his proposed exploit. Regarding inus posted, Erich replied:

ays return 0. You don't need "spin_unlock()" to be serializing.

hing you need is to make sure there is a store in "spin_unlock()", s kind of true by the fact that you're changing something to be observable on other processors.



1. spin_unlock() Optimization On Intel 20Nov1999-7Dec1999 (143 posts) Archive Link: "spin_unlock optimization(i386)"

Topics: BSD: FreeBSD, SMP People: Linus Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo Molnar

Manfred Spraul thought he'd found a way to shave spin_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

It does NOT WORK!

Let the FreBSD people use it, and let them get faster timings. They will crash, eventually.

The window may be small, but if you do this, then suddenly spinlocks aren't reliable any more.

The issue is not writes being warn you NOT to assume case in the long run).

The issue is that you hav sure that the processor do

For example, with a simple happened inside the critic stale value for any of the spinlock.

From the Pe only enhanc processor speculative

Ouest-France

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the spinlock will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing)

spin lock() a = 1;mb(); a = 0; mb(); b = a;spin unlock(); return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into

e, the spinlock would

'spin_unlock()" isnot

ing between the two

S

to

imization. I doubt you I have seen the behavior Linus describes on a to another variable pinlock (to get cachemake it happen even hardware analyzer, BUT ONLY ON SYSTEMS THAT WERE PPRO AND **ABOVE.** I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.

writes. Memory re (cache miss) and

are 4/5 uses this method but it's spinlocks ode is writtne to handle it. The most obvious at cache inconsistencies would occur randomly. hat the piplines are no longer invalid and the buffers

Linus describes on a hardware analyzer, BUT HAT WERE PPRO AND ABOVE. I guess the BSD der Pentium hardware and that's why they don't ne cases.

t in an IA32 development group at Intel, also replied to ible misconception in his proposed exploit. Regarding inus posted. Erich replied:

ays return 0. You don't need "spin_unlock()" to be serializing.

hing you need is to make sure there is a store in "spin_unlock()". s kind of true by the fact that you're changing something to be observable on other processors.

62-7

to the

und by

strong

otten

locked

at lack

for speculative reads and sto

A Pentium is a in-order ma wrt reads etc. So on a Pentiu 1. spin_unlock() Optimization On Intel 20Nov1999-7Dec1999 (143 posts) Archive Link: "spin_unlock optimization(i386)" Topics: BSD: FreeBSD, SMP People: Linus Torvalds,Jeff V. Merkey,Erich Boleyn,Manfred Spraul,Peter Samuelson,Inger Mohaer


Manfred Spraul thought he'd found a way to shave spin_unlock() down from about 22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speed-up in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying:

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the _spinlock_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing) spin_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into



1. spin_unlock() Optimization On Intel 20Nov1999-7Dec1999 (143 posts) Archive Link: "<u>spin unlock optimization(i386)</u>" Topics: <u>BSD: FreeBSD, SMP</u> People: Linux Torvalds, Jeff V. Merkey, Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo

People: Linus Torvaids Jeff V. Merkey Erich Boleyn, Manfred Spraul, Peter Samuelson, Ingo Molnar Manfred Spraul thought he'd found a way to shave spin_unlock() down from about

22 ticks for the "lock; btrl \$0,%0" asm code, to 1 tick for a simple "movl \$0,%0" instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speedup in a benchmark test, making the optimization very valuable. Ingo also added that the same optimization cropped up in the FreeBSD mailing list a few days previously. But Linus Torvalds poured cold water on the whole thing, saying: Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

we have a lot less contention on our spinlocks these days. That might hide the problem, because the _spinlock_ will be fine (the cache coherency still means that the spinlock itself works fine - it's just that it no longer works reliably as an exclusion thing) spin_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin_unlock();
return b;

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "a" are inside the spinlock, and we always set it to zero before we read it into



```
1. spin_unlock() Optimization On Intel
20Nov1999-7Dec1999 (143 posts) Archive Link: "spin_unlock optimization(i386)"
Topics: BSD: FreeBSD, SMP
People: Linus Torvalds Jeff V. Merkey,Erich Boleyn,Manfred Spraul,Peter Samuelson,Jngo
Molnar
Manfred Spraul thought he'd found a way to shave spin_unlock() down from about
22 ticks for the "lock; btrl $0,%0" asm code, to 1 tick for a simple "mov! $0,%0"
instruction, a huge gain. Later, he reported that Ingo Molnar noticed a 4% speed-
us in scheme have the web in the train the train to the back the set of the start of the set.
```

that pre

sur

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possibly because of either

spin_lock()
a = 1;
mb();
a = 0;
mb();
b = a;
spin_unlock();
return b;

we have a lot less contention on our spinlocks these days. That might hide the

"You report that Linus was convinced to do the spinlock optimization on Intel, but apparently someone has since changed his mind back. See <asmi386/spinlock.h> from 2.3.30pre5 and above:

```
For
haj
     Sadly, some early PPro chips require the locked
  *
stal
spir
    access, otherwise we could just always simply do
 *
 *
    #define spin unlock string \setminus
 *
    "movb $0,%0"
 *
 *
 *
    Which is noticeably faster.
 * /
 #define spin unlock string \setminus
 "lock ; btrl $0,80""
                              hing you need is to make sure there
                              kind of true by the fact that you're
```

observable on other processors

Intel publishes a white paper, defining 8 informal-prose principles, e.g.

- P1. Loads are not reordered with older loads.
- P2. Stores are not reordered with older stores.

supported by 10 litmus test (illustrating allowed or forbidden behaviours), e.g.:


Thread 0	Thread 1
MOV [x] ← 1	MOV EAX \leftarrow [y] (1)
MOV [y] ← 1	MOV EBX ← [x] (0)
Forbidden final state: EAX = 1	$\wedge EBX = 0$

P3. Loads may be reordered with older stores to different locations but not with older stores to the same location.

Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX \leftarrow [y] (0)	MOV EBX ← [x] (0)
Allowed final state: $0:EAX = 0$	$\wedge 1:EBX = 0$

P3. Loads may be reordered with older stores to different locations but not with older stores to the same location.


Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX \leftarrow [y] (0)	MOV EBX ← [x] (0)
Allowed final state: $0:EAX = 0$	$\wedge 1:EBX = 0$




Litmus test 2.4: intra-processor forwarding is allowed

Thread 0	Thread 1
MOV [x] ← 1	MOV [y] ← 1
MOV EAX \leftarrow [x] (1)	MOV ECX \leftarrow [y] (1)
MOV EBX \leftarrow [y] (0)	MOV EDX \leftarrow [x] (0)
Allowed final state: $0:EAX = 1$	\wedge 0:EBX = 0 \wedge
1:ECX = 1	\wedge 1:EDX = 1

Litmus test 2.4: intra-processor forwarding is allowed






-	Thread	0		_	Thread	1			Threa	d 2			Threa	d 3	
MOV	[X]	←	1	MOV	[y]	←	1	MOV	EAX	←	[x] (1	MOV)	ECX	←	[y] (1
								MOV	EBX	←	[y] (0	MOV	EDX	←	[x] (0
Final	state	: 2:	EA	AX =	1 ^	2:1	EB	x = C) ^ 3:	EC	x = 1	∧ 3	:EDX	=	0

-	Thread	0		-	Thread	1			Threa	d 2			Threa	d 3	
MOV	[x]	←	1	MOV	[y]	←	1	MOV	EAX	←	[x] (1	MOV)	ECX	←	[y] (1
								MOV	EBX	←	[y] (0	MOV	EDX	←	[x] (0
Final	state	: 2:	EA	X =	1 ^	2:1	EB	x = C) ^ 3:	EC	x = 1	∧ 3	:EDX	=	0

Microarchitecturally plausible?

Yes, with e.g. shared store buffers.





P1-P4: ... may be reordered with ...

P5: Intel 64 memory ordering ensures transitive visibility of stores — i.e. stores that are causally related appear to execute in an order consistent with the causal relation.

Thread 0	Thread 1	Thread 2
MOV [x] ← 1	MOV EAX \leftarrow [x]	MOV EBX \leftarrow [y] (1)
	MOV [y] ← 1	MOV ECX ← [x] (0)
Forbidden final state:	$1:EAX = 1 \land 2:EI$	$BX = 1 \land 2:ECX = 0$

Ambiguity

i.e	5: In e. sta onsis								
_	when ar	when are two stores casually related?							
	I hread 0	I hread 1	I hread 2						
	MOV [x] ← 1	MOV EAX ← [x]	MOV EBX \leftarrow [y] (1)						
	MOV [x] ← 1	MOV EAX \leftarrow [x] MOV [y] \leftarrow 1							

P1-P4: ... may be reordered with ...

Unsoundness

Example from Paul Loewenstein:


Thread 0	Thread 1			
$[x] \leftarrow 1$ EAX \leftarrow [x] (1) EBX \leftarrow [y] (0)	[y] ← 2 [x] ← 2			
$0:EAX = 1 \land 0:EBX = 0 \land x = 1$				

Observed on real hardware, but not allowed by the 'principles':

- "Stores are not reordered with other stores"
- "Stores to the same location have a total order"

Unsoundness

Example from Paul Loewenstein:



Intel 64/IA32 and AMD64, Nov. 2008 - now

SDM rev 29-31.

- Not unsound in the previous sense
- Explicitly exclude IRIW, so not weak in that sense. New principle:

Any two stores are seen in a consistent order by processors other than those performing the stores.

But... still ambiguous, and the view by those processors is left entirely unspecified!

Intel 64/IA32 and AMD64, Nov. 2008 - now

SDM rev 29-31.

- Not unsound in the previous sense
- Explicitly exclude IRIW, so not weak in that sense. New principle:

Any two stores are seen in a consistent order by processors other than those performing the stores.

But... still ambiguous, and the view by those processors is left entirely unspecified!

Thread 0	Thread 1
MOV [x] ← 1	MOV [x] ← 2
MOV EAX \leftarrow [x] (2)	MOV EBX \leftarrow [x] (1)
0:EAX = 2 /	1:EBX = 1

Key concept: actions being performed.

A load by a processor (P1) is performed with respect to any processor (P2) when the value to be returned by the load can no longer be changed by a store by P2.

Used to compute dependencies and to define the semantics of barriers.

Key concept: actions being performed.

A load by a processor (P1) is performed with respect to any processor (P2) when the value to be returned by the load can no longer be changed by a store by P2.

Used to compute dependencies and to define the semantics of barriers.

The definition of performed refers to an hypothetical store by P2.

A memory model should define if a particular execution is allowed. It is awkward to make a definition that **explicitly quantifies over all hypothetical variant executions**. Key concept: actions being performed.

ba

A load by a processor (P1) is performed with respect to any

"all that horrible horribly incomprehensible and confusing [...] text that no-one can parse or reason with — not even the people who wrote it"

- Anonymous Processor Architect, 2011

A memory model should define it a particular execution is allowed.

It is is awkward to make a definition that **explicitly quantifies over all** hypothetical variant executions.

Why all these problems?

Recall that vendor architectures are:


loose specifications

covering a wide range of past and future processor implementations.

Architectures should:

- reveal enough for effective programming;
- without **unduly constraining** future processor design.

Why all these problems?



Hardware models: inventing a usable abstraction for x86

Requirements

- Unambiguous
- Sound w.r.t. experience
- Easy to understand
- Consistent with what we know of vendor intentions
- Consistent with expert-programmer reasoning

Key facts for x86

- Store buffering (with forwarding) is observable
- IRIW is not observable and forbidden by recent docs
- Various other reorderings are not observable and are forbidden

These suggests that x86 is, in practice, like Sparc TSO.

Instructions and events

Initially [x] = 0.

Thread 0	Thread 1
INC [X]	INC [X]

Are we guaranteed that [x] = 2 at the end of the execution?

Instructions and events

Initially [x] = 0.

Thread 0	Thread 1
INC [X]	INC [x]

Are we guaranteed that [x] = 2 at the end of the execution?

No: [x] = 1 is possible.

The instruction INC [x] is composed by two *atomic events*:

- read the content of the memory location [x];
- write the new content of the memory location [x].

Thread 0	Thread 1
INC [X]	INC [X]

[x] = 1 is possible

Thread 0	Thread 1
Lock; INC [X]	Lock;INC [x]

[x] = 1 is forbidden

Also, Lock's ADD, SUB, XCHG, etc., and CMPXCHG


x86-TSO abstract machine


1. Separate instruction semantics and memory model


2. The memory model is defined over *events* rather than *instructions*


3. Define the memory model in two (provably equivalent) styles:

- an abstract machine (or operational model)
- an axiomatic model











• The store buffers are FIFO. A reading thread must read its most recent buffered write, if there is one, to that address; otherwise reads are satisfied from shared memory.


• To execute a LOCK'd instruction, a thread must first obtain the global lock. At the end of the instruction, it flushes its store buffer and relinquishes the lock. While the lock is held by one thread, no other thread can read.


 A buffered write from a thread can propagate to the shared memory at any time except when some other thread holds the lock.


Jes




















On entry the address of spinlock is in register EAX		
and the spinlock is unlocked iff its value is 1		
acquire: LOCK;DEC [EAX] ; LOCK'd decrement of [EAX]		
JNS	enter	; branch if [EAX] was ≥ 1
spin: CMP	[EAX],0	; test [EAX]
JLE	spin	; branch if [EAX] was ≤ 0
JMP	acquire	; try again
enter: ; the critical section starts here		
release: MOV	[EAX]←1	


Sample properties:

1. only one thread can acquire the spinlock at a time;

2. all writes performed inside a critical section must have been propagated to main memory before another thread can acquire the spinlock.


NB: this is an abstract machine

A tool to specify exactly and only the **programmer-visible behaviour**, not a description of the implementation internals.



Force: of the internal optimizations of processors, only per-thread FIFO write buffers are visible to programmers.

Still quite a loose spec: unbounded buffers, nondeterministic unbuffering, arbitrary interleaving



"My PhD so far:

- * Destroyed three romantic relationships
- * Two subpar conference publications
- * Resulted in an anxiety disorder, discovered a year ago
- * Resulted in Celiac disease, discovered 6 months ago

* Low probability of having an academic job and having to go back to industry with 5 years of lost wages

* Borderline exhaustion where I've developed cold sores and acne on my face (that I never even had as a teenager in puberty)

* A sleep from disorder where I only sleep 2-3 hours a night

I've never done anything as hard as this, and boy, is it hard. It's not only lonely, it's incredibly difficult moving around all the time, being alone, not knowing the language, trying to adapt and make new friends every year, etc.

Who cares if I'm a doctor if everyone I know won't yeah to me anymore because I've burned too many bridges in the process.

I'm going to finish what I started, but I'm tired. I'm so exhausted. I could sleep for a month."

"My PhD so far:

* Destroyed three romantic relationships

* Two subpar conference publications

 * Resulted ii * Resulted ii * Low probation with 5 years * Borderline 	ideas for internships	o industry h my face
(that I never * A sleep fro		
l've never d	contact me il you are interested	nly lonely, owing the
it's incredibl language, tr		pwing the

Who cares if I'm a doctor if everyone I know won't yeah to me anymore because I've burned too many bridges in the process.

I'm going to finish what I started, but I'm tired. I'm so exhausted. I could sleep for a month."





Hardware models: inventing a usable abstraction for Power/ARM





Hardware models: inventing a usable abstraction for Power/ARM

Disclaimer:

1. ARM MM is analogous to Power MM... all this is your phone!

2. The model I will present is (as far as we know) accurate for ARM if barriers weaker than DMB are not used.

...but ARM chips seem to have bugs - ask Luc for details.

Power: much more relaxed than x86


Thread 0	Thread 1
x = 1	while (y==0) {};
y = 1	r = x

Observable behaviour: r = 0

Power: much more relaxed than x86

Thread 0	Thread 1
x = 1	while (y==0) {};
y = 1	r = x

Observable behaviour: r = 0



Forbidden on SC and x86-TSO Allowed and observed on Power

Power: much more relaxed than x86

Three possible reasons (at least) for y = 1 and x = 0:

Thread 0	Thread 1
x = 1	while (y==0) {};
y = 1	r = x


Observable behaviour: r = 0

- 1. the two writes are performed in opposite order *reordering store buffers*
- 2. the two reads are perforned in opposite order

load reorder buffers / speculation

3. propagation of writes ignores order in which they are presented

interconnects partitioned by address (cache lines)




- 1. the two writes are performed in opposite order *reordering store buffers*
- 2. the two reads are performed in opposite order

load reorder buffers / speculation

3. propagation of writes ignores order in which they are presented

interconnects partitioned by address (cache lines)

The model overall structure




Some aspects are thread-only, some storage-only, some both.

Threads and storage subsystem are abstract state machines.


Speculative execution in Threads; topology-independent Storage.

Much more complicated than x86-TSO. Are you ready?



Each thread loads its code, instructions instances are initially marked *in-flight*. In-flight instructions can be *committed*, not necessarily in program order. When a branch is committed, the un-taken alternatives are discarded. Instructions that follow an uncommitted branch cannot be committed.

In-flight instructions can be processed even before being committed (e.g. to speculate reads from memory, perform computation, ...).




The storage keeps (among other things):

1. for each thread, a list of the events propagated to the thread.


When receiving a write request, the storage adds the write event to the list of the events propagated to the thread who issued the request.

The storage can propagate an observed event to a thread list at any time *(unless barriers / coherence /... conditions)*.

Threads can commit writes at any time (unless dependency / synch / pending /... conditions).



Threads can commit writes at any time (unless dependency / synch / pending /... conditions).



The storage keeps: ...

2. for each location, a partial order of *coherence commitments*


Idea 1: at the end of the execution, writes to each location are totally ordered. *Idea 2*: during computation, reads and propagation of writes must respect the coherence order (*reduce non-determism of previous rules*).

Intuition: if a thread executes x=1 and then x=2, another thread cannot first read 2 and then 1.



Thread 0	Thread 1
x = 1	
x = 2	

Intuition: if a thread executes x=1 and then x=2, another thread cannot first read 2 and then 1.




Threads can issue read-requests at any time (unless dependency / synch / ...).

Issuing a read-request and committing a read are different actions.

Storage can accept a read-request by a thread at any time, and reply with the **most recent write** to the same address **that has been propagated** to the thread.


Remark: receiving a write-announce is not enough to commit a read instruction.

Write-announces can be invalidated, and read-requests can be re-issued.



Thread 0	Thread 1
x = 1	while (y==0) {};
y = 1	r = x

Observable behaviour: r = 0




Allowed and observed on Power

Simulation: 5. message_passing

Load buffering

Thread 0	Thread 1
r1 = x	r2 = y
y = 1	x = 1

Observable behaviour: r1 = r2 = 1



Test LB (d1): Allowed (basic data)

Forbidden on SC and x86-TSO Allowed and observed on Power

Simulation: 6. load_buffering


Power ISA 2.06 and ARM v7


Visible behaviour much weaker and subtle than x86.

Basically, program order is **not preserved** unless:

- writes to the *same* memory location (coherence)
- there is an *address dependency* between two loads data-flow path through registers and arith/logical operations from the value of the first load to the address of the second
- there is an address or data or control dependency between a load and a store as above, or to the value store, or data flow to the test of an intermediate conditional branch
- you use a synchronisation instruction (ptesync, hwsync, lwsync, eieio, mbar, isync).

Load buffering with dependencies






Test LB+deps (d5): Forbidden (basic data)

Simulation: 7. load_buffering_data_deps

Similarly with control dependencies, e.g.: *Play with examples in the LB directory*

However dependencies might not be enough



Test WRC+deps (isa1v2): Allowed (basic data)

Exercise: WRC/WRC+addrs


Memory barriers

Power: ptesync, hwsync, lwsync, eieio


ARM: DSB, DMB

For each applicable pair a_i, b_j the memory barrier ensures that a_i will be performed with respect to any processor or mechanism, to the extent required by the associated Memory Coherence Required attributes, before b_j is performed with respect to that processor or mechanism.

- A includes all applicable storage accesses by any such processor or mechanism that have been performed with respect to P1 before the memory barrier is created.
- Includes all applicable storage accesses by any such processor or mechanism that are performed after a Load instruction executed by that processor or mechanism has returned the value stored by a store that is in B.



HWSYNC and LWSYNC




The storage accepts a barrier request (HWSYNC) from a thread.

The barrier request is added to the list of event propagated to that thread.

The thread cannot *execute* instructions following the barrier instructions without first receiving the barrier ack.

The storage sends the barrier ack only once all the preceding events have been propagated to all other threads.


RWC with HWSYNC



Test WRC+syncs (m3s): Forbidden (basic data)

Simulation: WRC/WRC+syncs

RWC with HWSYNC




Simulation: WRC/WRC+syncs

If you want more...

Go to http://www.cl.cam.ac.uk/~pes20/ppcmem/

For each test, either find a trace that leads to the final state, or convince yourself that such trace does not exists. *Some tests are complicated...*





Summary



Concurrent programming is hard!

1st year, Introduction to programming

Concurrent programming is hard!

Concurrent programming is hard!



2nd year, Operating systems

1st year, Introduction to programming

Concurrent programming is hard!

Concurrent programming

Concurrent programming is hard!

1st year, Introduction to programming


4th year, Advanced programming languages

ems




1st year, Introduction to programming

4th year, Advanced programming languages



4th year, Advanced programming languages



1st year, Introduction to programming

4th year, Advanced programming languages

2.37.1 Plan

- Hardware makes programming hard: let's use DSL/runtimes

- Shared-memory parallel programming models and runtime systems
- Data parallelism, programming and implementation, focus on OpenMP
- Task parallelism, programming and implementation, focus on Cilk
- Functional parallelism and asynchronous I/O with futures and streams
- Dependent task parallelism, focus on OMPSs, OpenMP, OpenStream
- GPU programming models

- Cool, but what about general purpose languages?

- Data-race freedom and Posix threads, locks, conditional barriers
- Lock-free programming, CAS, the memory model and the programming practice
- Axiomatic approach to memory models





http://www.cl.cam.ac.uk/~pes20/weakmemory/index.html

P. Sewell, S. Sarkar, S. Owens, F. Zappa Nardelli, M. Myreen

x86-TSO: a rigorous and usable programmer's model for x86 multiprocessors

Communications of the ACM, Vol. 53, 2010

S. Sarkar, P. Sewell, J. Alglave, L. Maranget, D. Williams

Understanding POWER multiprocessors

PLDI 2011

L. Maranget, S. Sarkar, P. Sewell

A tutorial introduction to the ARM and POWER relaxed memory model

Draft: http://www.cl.cam.ac.uk/~pes20/ppc-supplemental/test7.pdf