


Worst Case Execution Time Prediction



AbsInt
Angewandte Informatik GmbH

Hard Real-Time Systems

Controllers in planes, cars, plants, ... are expected to finish their tasks within reliable time bounds.

Timing Validation

Schedulability analysis has to show that all timing requirements will be met

Takes into account:

- System design (event based, time triggered, ...)

- Outside world (maximal arrival rates, minimal interval between events, ...)

- Scheduling policy (round robin, RMA, time triggered, RTOS, ...)

...

All results from the Scheduling Theory require the **Worst Case Execution Time (WCET)** of the tasks to be known

Certification

Certificates

Stand alone tool
for e.g. TÜVs

To proof timings
to obtain certificates
from TÜVs

Certificate:

Program terminates
in 82 ms on MicroS...

Support during SW-Development

The image shows a debugger window with several panes. A yellow callout box points to a loop in the source code:

```

Loop L31: IC=191
          1910 h 382 m
    31:   for ( Count = Count + Precision, Count++ ) {
    32:       //
    33:       // complex calculation below, thanks to C++
    34:       //
    35:       z = z * z;
    36:       z = z - C;
    37:
    38:       if ( z.magnitude() > 4.0 )
    39:           break;
    40:
    41:   }
  
```

Another yellow callout box points to assembly instructions:

```

56: I-miss
57: I-hit
.....
  
```

A third yellow callout box at the bottom right shows performance metrics:

```

_main: WCET 166.2 ms
      BCET 157.0 ms
  
```

The debugger interface includes a source code pane, an assembly pane, a command window, and a memory dump pane. The command window shows the execution of the program and the timing results.

Modern Hardware

Multiple memories, caches, pipelines, branch prediction, ...

Performance depends on execution history.
This makes the prediction **difficult**

No information means: assume the worst

Switching off caching reduces performance by **a factor of 30** (EADS study)

General Problems with State Based Processor Features

Problem: Modern hardware \Leftrightarrow **predictability** of execution time

Software monitoring, dual loop benchmark, direct measurement with logic analyzer, hardware simulation are **no longer generally applicable**.

Choosing the fastest available processor, praying, or crossing fingers is not a true alternative.

A Traditional Approach

Partition the application into code snippets,
Determine their worst-case inputs,
Measure their runtime with these inputs,
Combine these results to find the worst-case
path and its runtime.

Error-prone and expensive!

Some Architectural Challenges

The empty cache is not necessarily the “worst case cache”

The global round robin counter/PLRU state bits can be changed by interrupt routines

Unified cache => instructions and data interfere
=> measurements for all possibilities of interference necessary

A cache miss is not necessarily the worst case

Solution: Static WCET Analysis

The WCET analyzer computes safe upper bounds of the execution time of the tasks in a program for all inputs



Static program analysis based on Abstract Interpretation

The analysis design is proven to be correct

WCET Analyzer

Input: an executable program, starting points, loop iteration counts, call targets of indirect function calls, and a description of bus and memory speeds

Computes **Worst-Case Execution Time** bounds of tasks



Scope

The WCET analyzer assumes no interference from the outside. Effects of interrupts, IO, timers, other (co-) processors are not reflected in the predicted runtime and have to be considered separately.

Input

An executable (e.g. in ELF or COFF format).

User annotations

- Call targets for all indirect function calls

- Upper bounds on the iteration counts of all loops (and recursions)

A description of the (external) memories and buses (i.e. a list of memory areas with minimal and maximal access times)

- To be provided once for a new board

A task


- Can be arbitrarily selected by a start address or a function name

- A task denotes a sequentially executed piece of code (no threads, no parallelism, no waiting for external events)

- The code of a task is compiled by a C-compiler from a restricted subset of ANSI-C (no dynamic data structures, no setjmp/longjmp)


Call Graph

Calls contributing to the WCET are red




Control Flow Graph

Worst case path is **red**



Cycle-Wise Evolution of Cache/Pipeline States



Cache/ Pipeline State

state_170

```
I:
must
1: {{0x100020}00000000}
3: {{0x100060}00000000}
11: {{0x100160}00000000}
4: {{0x100080}00000000}
12: {{0x100180}00000000}
5: {{0x1000a0}00000000}
13: {{0x1001a0}00000000}
0:
<empty>
```

```
JIT_LEN: 2
SUCC: 0x1000a4
IQ: ...
FBPU_PREDLEVEL: 0
FBPU_STATE: WAIT(0x1000a4)
FBPU_INSINDEX: NONE
FBPU_CRDEP: (NONE,NONE)
DU_RRFREE: (G: 6, F: 6, CTR: 1, CR: 1, LR: 1)
CQ: ...
IU1: (R: NONE, W: NONE, C: 0)
IU2: (R: NONE, W: NONE, C: 0)
SRU: (R: NONE, W: NONE, C: 0)
LSU: (R0: NONE, R1: NONE, EA: NONE, ACC: NONE)
STORE[0]: (NONE, NONE, L: 1, I: NONE)
STORE[1]: (NONE, NONE, L: 1, I: NONE)
STORE[2]: (NONE, NONE, L: 1, I: NONE)
LSU_SPENDING: 0
LSU_MEMIDX: 0
LSU_NUMACC: 0
LSU_STATE: IDLE
FPU: (R: NONE, W0: NONE, W1: NONE, W2: NONE, C0: 0, C1: 0, C2: 0, B: 0)
BU_IB: 0x1000a4(4) HH
BU_EA: I C1:0, C2:2, CL:0x1000a0
NEXTBRANCH: 0
BRANCH: FFFFFFFFFFFFFFFF
SPEC: (31, 31)
BRANCHES: [ ... ]
ACT_CTX: 0
NOP_CNT: 0
NOP_SPEC_CNT: 0
```

```
instruction 0x0000000001000a4
op_id: 0x7c000000
cycles = 63
flag = in progress
```


state_171

```
I:
must
1: {{0x100020}00000000}
3: {{0x100060}00000000}
11: {{0x100160}00000000}
4: {{0x100080}00000000}
12: {{0x100180}00000000}
5: {{0x1000a0}00000000}
13: {{0x1001a0}00000000}
0:
<empty>
```

```
JIT_LEN: 3
SUCC: 0x1000a4
IQ: ...
FBPU_PREDLEVEL: 0
FBPU_STATE: WAIT(0x1000a4)
FBPU_INSINDEX: NONE
FBPU_CRDEP: (NONE,NONE)
DU_RRFREE: (G: 6, F: 6, CTR: 1, CR: 1, LR: 1)
CQ: ...
IU1: (R: NONE, W: NONE, C: 0)
IU2: (R: NONE, W: NONE, C: 0)
SRU: (R: NONE, W: NONE, C: 0)
LSU: (R0: NONE, R1: NONE, EA: NONE, ACC: NONE)
STORE[0]: (NONE, NONE, L: 1, I: NONE)
STORE[1]: (NONE, NONE, L: 1, I: NONE)
STORE[2]: (NONE, NONE, L: 1, I: NONE)
LSU_SPENDING: 0
LSU_MEMIDX: 0
LSU_NUMACC: 0
LSU_STATE: IDLE
FPU: (R: NONE, W0: NONE, W1: NONE, W2: NONE, C0: 0, C1: 0, C2: 0, B: 0)
BU_IB: 0x1000a4(4) HH
BU_EA: I C1:0, C2:1, CL:0x1000a0
NEXTBRANCH: 0
BRANCH: FFFFFFFFFFFFFFFF
SPEC: (31, 31)
BRANCHES: [ ... ]
ACT_CTX: 0
NOP_CNT: 0
NOP_SPEC_CNT: 0
```

```
instruction 0x0000000001000a4
op_id: 0x7c000000
cycles = 64
flag = in progress
```

Overall Structure



The ColdFire Pipeline

Fetch Pipeline of 4 stages

Instruction Address Generation
(IAG)

Instruction Fetch Cycle 1 (IC1)

Instruction Fetch Cycle 2 (IC2)


Instruction Early Decode (IED)

Instruction Buffer (IB) for 8 instructions


Execution Pipeline of 2 stages

Decoding and register operand fetching (1 cycle)

Memory access and execution (1 – many cycles)



Pipeline Model



PPC755 Pipeline

Complex branch prediction

Superscalar: up to two instructions per cycle
dispatched and retired

Out-of-order execution

- Integer instructions,

- Floating point instructions and


- Loads may be reordered

Speculative execution


- After predicted branches, instructions are executed
speculatively

- Speculative loads may occur

Pipeline of the PPC755



Pipeline Model



Analysis of Loops

Loops are analyzed like procedures

This allows for

Virtual inlining



Virtual unrolling

Better address resolution

Burst accesses

Selectable precision

Optional user constraints



Limitations

Well behaved code (ABI)

No exceptions

Only aligned accesses

No VM settings

Some instructions not to be used

Advantages

The WCET analyzer allows you to:

- inspect the timing behavior of (timing critical parts of) your code

The analysis results

- are determined without the need to change the code

- hold for all executions (for the intrinsic cache and pipeline behavior)

Advantages

The results are **precise**

The computation is **fast**

The WCET analyzer is **easy to use**

The WCET analyzer works on **optimized code**

The WCET analyzer **saves development time** by avoiding the tedious and time consuming (instrument and) execute (or emulate) and measure cycle for a set of inputs over and over again

Planned Extensions

Support for code generators

E.g. recognition of generated patterns to avoid the need of user annotations on generated code

Automatic detection of the number of loop iterations in the executable

Further targets

Support for a New Processor Model

Front end for executables

Modeling of the pipeline according to the documentation

(Modeling of the cache)

Verification of the pipeline model on the real hardware or reliable emulator

References

- LCTRTS' 97. Ferdinand, Martin, and Wilhelm. Applying Compiler Techniques to Cache Behavior Prediction.
- RTSS' 98. Theiling and Ferdinand. Combining Abstract Interpretation and ILP for Microarchitecture Modeling and Program Path Analysis.
- STTT Journal. Martin. PAG -- An Efficient Program Analyzer Generator
- LCTES' 99. Schneider and Ferdinand. Pipeline Behavior Prediction for Superscalar Processors by Abstract Interpretation.
- RTS Journal. Ferdinand and Wilhelm. Efficient and Precise Cache Behavior Prediction for Real-Time Systems.
- RTS Journal. Kästner and Thesing. Cache-Aware Pre-Runtime Scheduling.
- RTS Journal. Theiling and Ferdinand. Fast and Precise WCET Prediction by Separated Cache and Path Analysis.
- RTSS '00. Schneider. Cache and Pipeline Sensitive Fixed Priority Scheduling for Preemptive Real-Time Systems.
- RTCSA '00. Theiling. Extracting Safe and Precise Control Flow from Binaries
- LCTES' 01. Theiling. Generating Decision Trees for Decoding Binaries
- EMSOFT' 01. Ferdinand et al., Reliable and Precise WCET Determination for a Real-Life Processor
- MSP' 02. Heckmann. The Influence of Replacement Strategy on Static Prediction of Cache Contents**
- ECRTS' 02. Thesing, Langenbach, Heckmann. Pipeline Behavior Prediction Analysis for Real-Time Systems by Pipeline Modeling**
- EMSOFT' 02. Theiling. ILP-based Interprocedural Path Analysis**
- SAS' 02. Langenbach, Thesing, Heckmann. Pipeline Modeling for Timing Analysis**
- WCET' 02. Langenbach, Ferdinand, Wilhelm. Worst Case Execution Time Prediction**



email: info@AbsInt.com

<http://www.AbsInt.com>