Plan

Synchronous Circuit

- Combinational Circuit
- Sequential Circuit
- Digital Watch

Universal Machines

- Microprocessor
- Programmable Logic
- Computable Functions

Binary Algebra

- Boolean Algebra
- Binary z^{-} Transform
- 2-adic Numbers

Digital Physics

- CCD Camera
- Radiation Detector
- Heat Equation

Electronic Circuit

- Transistor
- Silicon Process
- MOS Structures

Information Theory

- Shannon's Theory
- Entropy Coding
- Error Coding

Silicon Arithmetic

- Counters
- Adders
- Multipliers

Audio & Video

- Digital Audio
- JPEG Compression
- Half Toning

Switch


S
G
D


S
G
D


D
S
G


D
S
G


S
G
D


S
G
D


Mémoire d'ordinateur, 195*
Mémoire 16Kb
Tores de ferrite
puce dRAM
64Mb, 199*
Electronique
de contrôle :
lampes à vide

Transistor







Planar FET







Digital Transistor



cMOS Transistor

- **Blocked:** $V_{gd} < V_{th}$ $I_{sd}=0$
- **Resistive:** $V_{gd} - V_{th} > V_{sd}$ $I_{sd}=c_n (V_{gd} - V_{th})^2$
- **Saturated:** $V_{gd} - V_{th} < V_{sd}$ $I_{sd}=c_n (V_{gd} - V_{th})^2 /2$





Invert


VDD
In
Out
GND


Volt
Inverseur
3,5
3
2,5
2
1,5
1
0,5
0
-0,5
0
100
200
300
400
500
600
700
800
900
1000
1100
1200
1300
IN
OUT
pico
seconde

Multiplex


a
c
mux(c,b,a)
b


Multiplexeur
3,5
3
2,5
2
1,5
1
0,5
0
-0,5
0
500
1000
1500
2000
c
b
a
mux(c,b,a)

cMOS MUX


c
c'
b
a
m=mux(c,b,a)


Volt
Mux cMOS
3,5
3
2,5
2
1,5
1
0,5
0
-0,5
0
250
500
750
1000
1250
1500
1750
2000
2250
2500
nano seconde
c
c'
b
a
mux(c,b,a)
conso

cMOS XOR





cMOS LUT2



Custom Full Adder





Digital Time & Register

$$clk(t) = \sum_{n \in \mathbb{N}} \partial(t-n)$$





Masks









MOS Process













Silicon Foundry



Floor Plan



EBM





Delays: RC Model









Power



Clock



Fast Counter





Shrink Laws





Gains

- Size
- Speed
- Power
- Reliability
- Cost



Shrink


λ-3
op/nJ
λ-2
trans/mm2
λ-1+ε
GHz
10^7
10^5
10^3
10
8,00
4,00
2,00
1,00
0,50
0,25
0,13
0,06
0,03

Chip History



Moore's Laws


Gbop/s x2.1/y
Gtrans/y x1,8/y
G$/y x1.2/y
$/Gb x0.7/y
10^15
10^12
10^9
10^6
10^3
1
1975
1983
1991
1999
200?

Memories


256 Mb

10000
10^7
10^5
10^3
10
0
b/su^2
b/chip
mm^2
MHz
1.6
1.2
1
0.7
0.5
0.35
0.15
Feature size: um.

Processors



2007


0.35 µm
Aluminum conductors (5 levels)
Oxide dielectric
Tungsten Plugs
The device
0.1 µm
Copper conductors (8 levels)
Low-K dielectric
Copper Plugs
The device

Internet


100000000
10000000
1000000
100000
10000
1000
100
10
1
juil-81
juil-82
juil-83
juil-84
juil-85
juil-86
juil-87
juil-88
juil-89
juil-90
juil-91
juil-92
juil-93
juil-94
juil-95
juil-96
juil-97

cMOS End Point





Limits

- Physics
- Technology
- Economics

2015?

Memory


ROM
Address[a]
a
$d2^a$ bits
Data[d]
d


RAM
double access
$d2^a$ bits
ReadAddress[a]
a
DataIn[d]
d
a
WriteAddress[a]
WriteEnable
DataOut[d]
d

2^N ways MUX

$$\left|mux(2^N)\right| = N2^N$$





$$\left|mux(2^N)\right| = \max\left\{(2^N-1)\left|mux\right|,\ N2^N\left|wire\right|\right\}$$

Bus





2^N ways deMUX

$$\left|demux(2^N)\right| = N2^N$$





ROM



$$\left|ROM(2^{2N})\right| = \left(N + 2^N\right)^2$$

$$= 2^{2N} + N2^{N+1} + N^2$$

ROM: Full Adder



Dual Port Memory



Single Port Memory



sRAM

6 transistors/bit

5 transistors/bit



dRAM

1 transistor/bit

1/2 transistor/bit